Searched refs:vsr (Results 1 – 13 of 13) sorted by relevance
/freebsd/sys/powerpc/powerpc/ |
H A D | ptrace_machdep.c | 52 uint64_t vsr[32]; in cpu_ptrace() local 59 bzero(vsr, sizeof(vsr)); in cpu_ptrace() 94 for (vsr_idx = 0; vsr_idx < nitems(vsr); vsr_idx++) { in cpu_ptrace() 95 vsr_dw1 = (uint64_t *)&pcb->pcb_fpu.fpr[vsr_idx].vsr[2]; in cpu_ptrace() 96 vsr[vsr_idx] = *vsr_dw1; in cpu_ptrace() 99 error = copyout(&vsr, addr, sizeof(vsr)); in cpu_ptrace() 104 error = copyin(addr, &vsr, sizeof(vsr)); in cpu_ptrace() 113 for (vsr_idx = 0; vsr_idx < nitems(vsr); vsr_idx++) { in cpu_ptrace() 114 vsr_dw1 = (uint64_t *)&pcb->pcb_fpu.fpr[vsr_idx].vsr[2]; in cpu_ptrace() 115 *vsr_dw1 = vsr[vsr_idx]; in cpu_ptrace()
|
H A D | elf32_machdep.c | 210 vsr_dw1 = (uint64_t *)&pcb->pcb_fpu.fpr[vsr_idx].vsr[2]; in elf32_dump_thread()
|
H A D | elf64_machdep.c | 299 vsr_dw1 = (uint64_t *)&pcb->pcb_fpu.fpr[vsr_idx].vsr[2]; in elf64_dump_thread()
|
H A D | exec_machdep.c | 437 &pcb->pcb_fpu.fpr[i].vsr[2], sizeof(double)); in grab_mcontext() 542 memcpy(&pcb->pcb_fpu.fpr[i].vsr[2], in set_mcontext()
|
/freebsd/contrib/bearssl/src/hash/ |
H A D | ghash_pwr8.c | 91 vsr(TT0, TT0, HB7) \ 101 vsr(TT0, x1, HB1) \ 102 vsr(TT1, x1, HB2) \ 103 vsr(TT2, x1, HB7) \ 111 vsr(TT0, x1, HB1) \ 112 vsr(TT1, x1, HB2) \ 113 vsr(TT2, x1, HB7) \
|
/freebsd/sys/powerpc/include/ |
H A D | pcb.h | 71 uint32_t vsr[4]; member 73 uint32_t vsr[4];
|
/freebsd/sys/contrib/device-tree/src/arm/broadcom/ |
H A D | bcm59056.dtsi | 67 vsr_reg: vsr {
|
/freebsd/sys/contrib/device-tree/Bindings/mfd/ |
H A D | brcm,bcm59056.txt | 22 csr, iosr1, iosr2, msr, sdsr1, sdsr2, vsr,
|
/freebsd/crypto/openssl/crypto/perlasm/ |
H A D | ppc-xlate.pl | 202 my $vsr = sub { vsr2vr("vsr", 3, @_); };
|
/freebsd/contrib/bearssl/src/ |
H A D | inner.h | 2403 #define vsr(vrt, vra, vrb) vsr_(vrt, vra, vrb) macro
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCInstrMMA.td | 547 // On Future CPU the wacc registers no longer overlap with the vsr registers 548 // and so register allocation would have to know to match 4 vsr registers
|
H A D | PPCInstrAltivec.td | 723 def VSR : VX1_Int_Ty< 708, "vsr" , int_ppc_altivec_vsr, v4i32>;
|
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | IntrinsicsPowerPC.td | 1152 def int_ppc_altivec_vsr : PowerPC_Vec_WWW_Intrinsic<"vsr">;
|