| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMFastISel.cpp | 189 bool isZExt);
191 MaybeAlign Alignment = std::nullopt, bool isZExt = true,
200 unsigned ARMEmitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
899 MaybeAlign Alignment, bool isZExt, in ARMEmitLoad() argument
912 Opc = isZExt ? ARM::t2LDRBi8 : ARM::t2LDRSBi8; in ARMEmitLoad()
914 Opc = isZExt ? ARM::t2LDRBi12 : ARM::t2LDRSBi12; in ARMEmitLoad()
916 if (isZExt) { in ARMEmitLoad()
932 Opc = isZExt ? ARM::t2LDRHi8 : ARM::t2LDRSHi8; in ARMEmitLoad()
934 Opc = isZExt ? ARM::t2LDRHi12 : ARM::t2LDRSHi12; in ARMEmitLoad()
936 Opc = isZExt ? ARM::LDRH : ARM::LDRSH; in ARMEmitLoad()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineFrameInfo.h | 177 bool isZExt = false; member
539 return Objects[ObjectIdx+NumFixedObjects].isZExt; in isObjectZExt()
545 Objects[ObjectIdx+NumFixedObjects].isZExt = IsZExt; in setObjectZExt()
|
| H A D | TargetCallingConv.h | 73 bool isZExt() const { return IsZExt; } in isZExt() function
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCMachineFunctionInfo.cpp | 72 return LiveIn.second.isZExt(); in isLiveInZExt()
|
| H A D | PPCFastISel.cpp | 158 bool isZExt, unsigned DestReg,
|
| H A D | PPCISelLowering.cpp | 4486 else if (Flags.isZExt()) in extendArgForPPC64()
7122 else if (Flags.isZExt()) in truncateScalarIntegerArg()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsFastISel.cpp | 183 unsigned emitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
1750 if (Outs[0].Flags.isZExt() || Outs[0].Flags.isSExt()) { in selectRet()
1751 bool IsZExt = Outs[0].Flags.isZExt(); in selectRet()
1800 bool isZExt = isa<ZExtInst>(I); in selectIntExt() local
1817 if (!emitIntExt(SrcVT, SrcReg, DestVT, ResultReg, isZExt)) in selectIntExt()
1903 bool isZExt) { in emitIntExt() argument
1905 bool Success = emitIntExt(SrcVT, SrcReg, DestVT, DestReg, isZExt); in emitIntExt()
|
| H A D | MipsISelLowering.cpp | 2913 else if (ArgFlags.isZExt()) in CC_MipsO32()
2925 else if (ArgFlags.isZExt()) in CC_MipsO32()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64CallLowering.cpp | 397 !Flags.isZExt()) { in lowerReturn()
686 if (!Flags.isZExt() && !Flags.isSExt()) { in lowerFormalArguments()
1286 if (OrigArg.Ty->isIntegerTy(1) && !Flags.isSExt() && !Flags.isZExt()) { in lowerCall()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallingConv.td | 16 : CCIf<"ArgFlags.isSExt() || ArgFlags.isZExt()", A>;
|
| H A D | AMDGPUCallLowering.cpp | 334 } else if (RetInfo.Flags[0].isZExt()) { in lowerReturnVal()
|
| H A D | SIISelLowering.cpp | 2024 if (Arg && (Arg->Flags.isSExt() || Arg->Flags.isZExt()) && in convertArgType()
2026 unsigned Opc = Arg->Flags.isZExt() ? ISD::AssertZext : ISD::AssertSext; in convertArgType()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 405 } else if (Flags.isZExt()) { in buildCopyFromRegs()
669 if (Flags.isZExt()) in extendOpFromFlags()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZCallingConv.td | 12 : CCIf<"ArgFlags.isSExt() || ArgFlags.isZExt()", A>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
| H A D | XtensaISelLowering.cpp | 152 else if (ArgFlags.isZExt()) in CC_Xtensa_Custom()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 234 unsigned emitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
235 unsigned emiti1Ext(unsigned SrcReg, MVT DestVT, bool isZExt);
3920 if (!Outs[0].Flags.isZExt() && !Outs[0].Flags.isSExt()) in selectRet()
3923 bool IsZExt = Outs[0].Flags.isZExt(); in selectRet()
|
| H A D | AArch64ISelLowering.cpp | 7546 if (!Ins[i].Flags.isZExt()) { in LowerFormalArguments()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelLowering.cpp | 382 else if (ArgFlags.isZExt()) in CC_Lanai32_VarArg()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.cpp | 509 else if (ArgFlags.isZExt()) in AnalyzeArguments()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FastISel.cpp | 1252 if (!Outs[0].Flags.isZExt() && !Outs[0].Flags.isSExt()) in X86SelectRet()
1263 Outs[0].Flags.isZExt() ? ISD::ZERO_EXTEND : ISD::SIGN_EXTEND; in X86SelectRet()
|
| H A D | X86ISelLoweringCall.cpp | 2716 if (Flags.isZExt() != MFI.isObjectZExt(FI) || in MatchingStackOffset()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 372 if (Flags.isZExt() != MFI.isObjectZExt(FI) || in MatchingStackOffset()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 4948 (BitWidth < 32 && In.Flags.isZExt())) { in unpackFromRegLoc()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 19367 (BitWidth < 32 && In.Flags.isZExt())) { in unpackFromRegLoc()
|