| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64TargetMachine.cpp | 401 if (static_cast<int>(getOptLevel()) <= EnableGlobalISelAtO && in AArch64TargetMachine()
547 if (TM.getOptLevel() != CodeGenOptLevel::None) in AArch64PassConfig()
604 return getStandardCSEConfigForOpt(TM->getOptLevel()); in getCSEConfig()
614 TM->getOptLevel() != CodeGenOptLevel::None) in addIRPasses()
620 if (TM->getOptLevel() != CodeGenOptLevel::None && EnableAtomicTidy) in addIRPasses()
633 if (TM->getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
655 if (getOptLevel() == CodeGenOptLevel::Aggressive && EnableSelectOpt) in addIRPasses()
659 /*IsOptNone=*/TM->getOptLevel() == CodeGenOptLevel::None)); in addIRPasses()
662 if (TM->getOptLevel() >= CodeGenOptLevel::Default) in addIRPasses()
666 if (TM->getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVTargetMachine.cpp | 393 if (TM.getOptLevel() != CodeGenOptLevel::None) in RISCVPassConfig()
433 return getStandardCSEConfigForOpt(TM->getOptLevel()); in getCSEConfig()
454 if (TM->getOptLevel() != CodeGenOptLevel::None && in addRegAssignAndRewriteFast()
464 if (TM->getOptLevel() != CodeGenOptLevel::None && in addRegAssignAndRewriteOptimized()
474 if (getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
487 if (TM->getOptLevel() != CodeGenOptLevel::None) { in addPreISel()
494 if ((TM->getOptLevel() != CodeGenOptLevel::None && in addPreISel()
510 if (getOptLevel() != CodeGenOptLevel::None) in addCodeGenPrepare()
516 addPass(createRISCVISelDag(getRISCVTargetMachine(), getOptLevel())); in addInstSelector()
522 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCTargetMachine.cpp | 401 computeFSAdditions(FS, getOptLevel(), getTargetTriple()), *this); in getSubtargetImpl()
429 if (TM.getOptLevel() != CodeGenOptLevel::None) in PPCPassConfig()
460 if (TM->getOptLevel() != CodeGenOptLevel::None) in addIRPasses()
469 if (TM->getOptLevel() == CodeGenOptLevel::Aggressive && in addIRPasses()
479 if (TM->getOptLevel() >= CodeGenOptLevel::Default && EnableGEPOpt) { in addIRPasses()
500 : getOptLevel() != CodeGenOptLevel::None) in addPreISel()
504 if (!DisableInstrFormPrep && getOptLevel() != CodeGenOptLevel::None) in addPreISel()
507 if (!DisableCTRLoops && getOptLevel() != CodeGenOptLevel::None) in addPreISel()
524 addPass(createPPCISelDag(getPPCTargetMachine(), getOptLevel())); in addInstSelector()
527 if (!DisableCTRLoops && getOptLevel() != CodeGenOptLevel::None) in addInstSelector()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMTargetMachine.cpp | 400 return getStandardCSEConfigForOpt(TM->getOptLevel()); in getCSEConfig()
412 if (TM->getOptLevel() != CodeGenOptLevel::None && EnableAtomicTidy) in addIRPasses()
426 if (getOptLevel() == CodeGenOptLevel::Aggressive) in addIRPasses()
430 if (TM->getOptLevel() >= CodeGenOptLevel::Default) in addIRPasses()
434 if (TM->getOptLevel() != CodeGenOptLevel::None) in addIRPasses()
446 if (getOptLevel() != CodeGenOptLevel::None) in addCodeGenPrepare()
452 if ((TM->getOptLevel() != CodeGenOptLevel::None && in addPreISel()
461 (TM->getOptLevel() < CodeGenOptLevel::Aggressive) && in addPreISel()
472 if (TM->getOptLevel() != CodeGenOptLevel::None) { in addPreISel()
489 addPass(createARMISelDag(getARMTargetMachine(), getOptLevel())); in addInstSelector()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZTargetMachine.cpp | 242 if (getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
253 addPass(createSystemZISelDag(getSystemZTargetMachine(), getOptLevel())); in addInstSelector()
255 if (getOptLevel() != CodeGenOptLevel::None) in addInstSelector()
281 if (getOptLevel() == CodeGenOptLevel::None) in addPostRegAlloc()
286 if (getOptLevel() != CodeGenOptLevel::None) in addPreSched2()
294 if (getOptLevel() != CodeGenOptLevel::None) in addPreEmitPass()
320 if (getOptLevel() != CodeGenOptLevel::None) in addPreEmitPass()
327 if (getOptLevel() != CodeGenOptLevel::None) in addPreEmitPass()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchTargetMachine.cpp | 180 if (TM->getOptLevel() != CodeGenOptLevel::None && EnableLoopDataPrefetch) in addIRPasses()
188 if (getOptLevel() != CodeGenOptLevel::None) in addCodeGenPrepare()
194 addPass(createLoongArchISelDag(getLoongArchTargetMachine(), getOptLevel())); in addInstSelector()
224 if (TM->getOptLevel() != CodeGenOptLevel::None) in addPreRegAlloc()
229 if (TM->getOptLevel() != CodeGenOptLevel::None && in addRegAssignAndRewriteFast()
236 if (TM->getOptLevel() != CodeGenOptLevel::None && in addRegAssignAndRewriteOptimized()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86TargetMachine.cpp | 478 if (TM->getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
504 addPass(createX86ISelDag(getX86TargetMachine(), getOptLevel())); in addInstSelector()
508 getOptLevel() != CodeGenOptLevel::None) in addInstSelector()
517 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
532 addPass(new InstructionSelect(getOptLevel())); in addGlobalInstructionSelect()
556 if (getOptLevel() != CodeGenOptLevel::None) { in addPreRegAlloc()
570 if (getOptLevel() != CodeGenOptLevel::None) in addPreRegAlloc()
588 if (getOptLevel() != CodeGenOptLevel::None) in addPostRegAlloc()
598 if (getOptLevel() != CodeGenOptLevel::None) { in addPreEmitPass()
607 if (getOptLevel() != CodeGenOptLevel::None) { in addPreEmitPass()
[all …]
|
| H A D | X86SpeculativeExecutionSideEffectSuppression.cpp | 91 const auto &OptLevel = MF.getTarget().getOptLevel(); in runOnMachineFunction()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Passes/ |
| H A D | CodeGenPassBuilder.h | 185 Opt.OptimizeRegAlloc = getOptLevel() != CodeGenOptLevel::None; in CodeGenPassBuilder()
357 CodeGenOptLevel getOptLevel() const { return TM.getOptLevel(); } in getOptLevel() function
753 if (getOptLevel() != CodeGenOptLevel::None && !Opt.DisableLSR) { in addIRPasses()
758 if (getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
778 if (getOptLevel() != CodeGenOptLevel::None && !Opt.DisableConstantHoisting) in addIRPasses()
783 if (getOptLevel() != CodeGenOptLevel::None) in addIRPasses()
786 if (getOptLevel() != CodeGenOptLevel::None && in addIRPasses()
802 if (getOptLevel() != CodeGenOptLevel::None && !Opt.DisableSelectOptimize) in addIRPasses()
861 if (getOptLevel() != CodeGenOptLevel::None && !Opt.DisableCGP) in addCodeGenPrepare()
911 else if (TM.getOptLevel() == CodeGenOptLevel::None && TM.getO0WantsFastISel()) in addCoreISelPasses()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonTargetMachine.cpp | 335 bool NoOpt = (getOptLevel() == CodeGenOptLevel::None); in addIRPasses()
368 bool NoOpt = (getOptLevel() == CodeGenOptLevel::None); in addInstSelector()
373 addPass(createHexagonISelDag(TM, getOptLevel())); in addInstSelector()
406 if (getOptLevel() != CodeGenOptLevel::None) { in addPreRegAlloc()
424 if (TM->getOptLevel() >= CodeGenOptLevel::Default) in addPreRegAlloc()
429 if (getOptLevel() != CodeGenOptLevel::None) { in addPostRegAlloc()
440 bool NoOpt = (getOptLevel() == CodeGenOptLevel::None); in addPreSched2()
442 if (getOptLevel() != CodeGenOptLevel::None) in addPreSched2()
450 bool NoOpt = (getOptLevel() == CodeGenOptLevel::None); in addPreEmitPass()
|
| H A D | HexagonLoopAlign.cpp | 184 if (HTM->getOptLevel() < CodeGenOptLevel::Default) in runOnMachineFunction()
187 if (HTM->getOptLevel() < CodeGenOptLevel::Aggressive) in runOnMachineFunction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUTargetMachine.cpp | 1157 getOptLevel() >= CodeGenOptLevel::Less) && in createPostMachineScheduler()
1168 return getStandardCSEConfigForOpt(TM->getOptLevel()); in getCSEConfig()
1231 if (getOptLevel() == CodeGenOptLevel::Aggressive) in addEarlyCSEOrGVNPass()
1298 (TM.getOptLevel() >= CodeGenOptLevel::Less) && in addIRPasses()
1305 if (TM.getOptLevel() > CodeGenOptLevel::None) { in addIRPasses()
1327 if (TM.getOptLevel() > CodeGenOptLevel::Less) in addIRPasses()
1351 TM->getOptLevel() > CodeGenOptLevel::None) in addCodeGenPrepare()
1393 if (TM->getOptLevel() > CodeGenOptLevel::None) in addPreISel()
1399 addPass(createAMDGPUISelDag(getAMDGPUTargetMachine(), getOptLevel())); in addInstSelector()
1415 if (TM->getOptLevel() > CodeGenOptLevel::None) in addPreISel()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetPassConfig.cpp | 612 CodeGenOptLevel TargetPassConfig::getOptLevel() const { in getOptLevel() function in TargetPassConfig
613 return TM->getOptLevel(); in getOptLevel()
827 if (getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
868 if (getOptLevel() != CodeGenOptLevel::None && !DisableConstantHoisting) in addIRPasses()
871 if (getOptLevel() != CodeGenOptLevel::None && !DisableReplaceWithVecLib) in addIRPasses()
874 if (getOptLevel() != CodeGenOptLevel::None && !DisablePartialLibcallInlining) in addIRPasses()
891 if (getOptLevel() != CodeGenOptLevel::None && !DisableSelectOptimize) in addIRPasses()
920 addPass(createDwarfEHPass(getOptLevel())); in addPassesToHandleExceptions()
927 addPass(createDwarfEHPass(getOptLevel())); in addPassesToHandleExceptions()
949 if (getOptLevel() != CodeGenOptLevel::None && !DisableCGP) in addCodeGenPrepare()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsTargetMachine.cpp | 270 return getStandardCSEConfigForOpt(TM->getOptLevel()); in getCSEConfig()
285 addPass(createMips16ISelDag(getMipsTargetMachine(), getOptLevel())); in addInstSelector()
286 addPass(createMipsSEISelDag(getMipsTargetMachine(), getOptLevel())); in addInstSelector()
345 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
359 bool IsOptNone = getOptLevel() == CodeGenOptLevel::None; in addPreRegBankSelect()
369 addPass(new InstructionSelect(getOptLevel())); in addGlobalInstructionSelect()
|
| H A D | MipsPostLegalizerCombiner.cpp | 130 MF.getTarget().getOptLevel() != CodeGenOptLevel::None && !skipFunction(F); in runOnMachineFunction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXTargetMachine.cpp | 301 if (getOptLevel() == CodeGenOptLevel::Aggressive) in addEarlyCSEOrGVNPass()
363 if (getOptLevel() != CodeGenOptLevel::None) in addIRPasses()
371 if (getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
394 if (getOptLevel() != CodeGenOptLevel::None) { in addIRPasses()
414 addPass(createNVPTXISelDag(getNVPTXTargetMachine(), getOptLevel())); in addInstSelector()
428 if (getOptLevel() != CodeGenOptLevel::None) { in addPostRegAlloc()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyTargetMachine.cpp | 499 if (getOptLevel() != CodeGenOptLevel::None) in addIRPasses()
544 createWebAssemblyISelDag(getWebAssemblyTargetMachine(), getOptLevel())); in addInstSelector()
572 if (getOptLevel() == CodeGenOptLevel::Less) in addOptimizedRegAlloc()
621 if (getOptLevel() != CodeGenOptLevel::None) { in addPreEmitPass()
634 addPass(createWebAssemblyRegStackify(getOptLevel())); in addPreEmitPass()
636 if (getOptLevel() != CodeGenOptLevel::None) { in addPreEmitPass()
658 if (getOptLevel() != CodeGenOptLevel::None) in addPreEmitPass()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFTargetMachine.cpp | 195 if (getOptLevel() != CodeGenOptLevel::None) in addPreEmitPass()
216 addPass(new InstructionSelect(getOptLevel())); in addGlobalInstructionSelect()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARC/ |
| H A D | ARCTargetMachine.cpp | 80 addPass(createARCISelDag(getARCTargetMachine(), getOptLevel())); in addInstSelector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430TargetMachine.cpp | 94 addPass(createMSP430ISelDag(getMSP430TargetMachine(), getOptLevel())); in addInstSelector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRTargetMachine.cpp | 123 addPass(createAVRISelDag(getAVRTargetMachine(), getOptLevel())); in addInstSelector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/XCore/ |
| H A D | XCoreTargetMachine.cpp | 97 addPass(createXCoreISelDag(getXCoreTargetMachine(), getOptLevel())); in addInstSelector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYTargetMachine.cpp | 126 addPass(createCSKYISelDag(getCSKYTargetMachine(), getOptLevel())); in addInstSelector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
| H A D | XtensaTargetMachine.cpp | 115 addPass(createXtensaISelDag(getXtensaTargetMachine(), getOptLevel())); in addInstSelector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
| H A D | RISCVPostLegalizerCombiner.cpp | 132 MF.getTarget().getOptLevel() != CodeGenOptLevel::None && !skipFunction(F); in runOnMachineFunction()
|