| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsLegalizerInfo.cpp | 402 MIRBuilder.buildLoad(Val, BaseAddr, *Load4MMO); in legalizeCustom()
404 auto Load = MIRBuilder.buildLoad(s32, BaseAddr, *Load4MMO); in legalizeCustom()
412 auto Load_P2Half = MIRBuilder.buildLoad(s32, BaseAddr, *P2HalfMemOp); in legalizeCustom()
413 auto Load_Rem = MIRBuilder.buildLoad(s32, Addr, *RemMemOp); in legalizeCustom()
517 MIRBuilder.buildLoad(PtrTy, MI.getOperand(2), in legalizeIntrinsic()
|
| H A D | MipsCallLowering.cpp | 159 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMCallLowering.cpp | 275 auto LoadVReg = buildLoad(LLT::scalar(32), Addr, MemTy, MPO); in assignValueToAddress()
279 buildLoad(ValVReg, Addr, MemTy, MPO); in assignValueToAddress()
283 MachineInstrBuilder buildLoad(const DstOp &Res, Register Addr, LLT MemTy, in buildLoad() function
289 return MIRBuilder.buildLoad(Res, Addr, *MMO); in buildLoad()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/ |
| H A D | PPCCallLowering.cpp | 162 return MIRBuilder.buildLoad(Res, Addr, *MMO); in assignValueToAddress()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/GISel/ |
| H A D | M68kCallLowering.cpp | 163 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.cpp | 424 MachineIRBuilder::buildLoad(const DstOp &Dst, const SrcOp &Addr, in buildLoad() function in MachineIRBuilder
434 return buildLoad(Dst, Addr, *MMO); in buildLoad()
459 return buildLoad(Dst, BasePtr, *OffsetMMO); in buildLoadFromOffset()
465 return buildLoad(Dst, Ptr, *OffsetMMO); in buildLoadFromOffset()
|
| H A D | LegalizerHelper.cpp | 1364 MIRBuilder.buildLoad(TmpReg, LoadMI.getPointerReg(), LoadMI.getMMO()); in narrowScalar()
1383 MIRBuilder.buildLoad(TmpReg, PtrReg, MMO); in narrowScalar()
3502 auto NewLoad = MIRBuilder.buildLoad(LoadTy, PtrReg, *NewMMO); in lowerLoad()
3505 auto NewLoad = MIRBuilder.buildLoad(LoadTy, PtrReg, *NewMMO); in lowerLoad()
3510 MIRBuilder.buildLoad(LoadReg, PtrReg, *NewMMO); in lowerLoad()
4679 MIRBuilder.buildLoad(Dst, NewAddrReg, *NewMMO); in reduceLoadStoreWidth()
7589 MIRBuilder.buildLoad(DstReg, StackTemp, PtrInfo, VecAlign); in lowerExtractInsertVectorElt()
7591 MIRBuilder.buildLoad(DstReg, EltPtr, PtrInfo, EltAlign); in lowerExtractInsertVectorElt()
7681 MIRBuilder.buildLoad(ValTy, LastElmtPtr, ValPtrInfo, ValAlign) in lowerVECTOR_COMPRESS()
7718 MIRBuilder.buildLoad(Dst, StackPtr, PtrInfo, VecAlign); in lowerVECTOR_COMPRESS()
[all …]
|
| H A D | CallLowering.cpp | 961 MIRBuilder.buildLoad(Args[i].OrigRegs[0], Args[i].Regs[0], MPO, in handleAssignments()
1017 MIRBuilder.buildLoad(VRegs[I], Addr, *MMO); in insertSRetLoads()
|
| H A D | IRTranslator.cpp | 1406 MIRBuilder.buildLoad(Regs[i], Addr, *MMO); in translateLoad()
3700 ->buildLoad(PtrMemTy, StackSlotPtr, in emitSPDescriptorParent()
3756 ->buildLoad(PtrMemTy, GuardPtr, in emitSPDescriptorParent()
|
| H A D | CombinerHelper.cpp | 1417 B.buildLoad(Result, finalPtr, PtrInfo, Alignment); in matchCombineExtractedVectorLoad()
4014 MIB.buildLoad(LoadDst, Ptr, *NewMMO); in matchLoadOrCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86CallLowering.cpp | |
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/ |
| H A D | X86CallLowering.cpp | 217 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| H A D | X86LegalizerInfo.cpp | 642 MIRBuilder.buildLoad(Dst, Addr, *MMO); in legalizeBuildVector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64LegalizerInfo.cpp | 1526 MIB.buildLoad(Val, MI.getOperand(2), in legalizeIntrinsic()
1815 auto NewLoad = MIRBuilder.buildLoad(NewTy, MI.getOperand(1), MMO); in legalizeLoadStore()
1835 auto List = MIRBuilder.buildLoad( in legalizeVaArg()
1852 MIRBuilder.buildLoad( in legalizeVaArg()
|
| H A D | AArch64PostLegalizerLowering.cpp | 450 Builder.buildLoad(Insert.getReg(0), StackTemp, PtrInfo, Align(8)); in applyNonConstInsert()
|
| H A D | AArch64CallLowering.cpp | 202 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.h | 948 MachineInstrBuilder buildLoad(const DstOp &Res, const SrcOp &Addr, in buildLoad() function
956 buildLoad(const DstOp &Res, const SrcOp &Addr, MachinePointerInfo PtrInfo,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 148 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
450 B.buildLoad(SplitArg.Regs[0], PtrReg, *MMO); in lowerParameter()
|
| H A D | AMDGPULegalizerInfo.cpp | 2253 return B.buildLoad(S32, LoadAddr, *MMO).getReg(0); in getSegmentAperture()
2274 return B.buildLoad(S32, LoadAddr, *MMO).getReg(0); in getSegmentAperture()
3048 auto Load = B.buildLoad(PtrTy, GOTAddr, *GOTMMO); in legalizeGlobalValue()
3051 B.buildLoad(DstReg, GOTAddr, *GOTMMO); in legalizeGlobalValue()
4442 B.buildLoad(DstReg, Ptr, PtrInfo, Align(4), in legalizeKernargMemParameter()
6863 Register Temp = B.buildLoad(S64, LoadAddr, *MMO).getReg(0); in legalizeTrapHsaQueuePtr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
| H A D | RISCVCallLowering.cpp | 236 MIRBuilder.buildLoad(ValVReg, Addr, *MMO); in assignValueToAddress()
|
| H A D | RISCVLegalizerInfo.cpp | 498 auto Tmp = MIRBuilder.buildLoad(PtrTy, MI.getOperand(2), *LoadMMO); in legalizeIntrinsic()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVBuiltins.cpp | 452 MIRBuilder.buildLoad(DestinationReg, PtrRegister, PtrInfo, Align()); in buildLoadInst()
|