Home
last modified time | relevance | path

Searched refs:VRC (Results 1 – 8 of 8) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEInstrVec.td469 multiclass VBRDm<string opcStr, bits<8>opc, RegisterClass VRC, RegisterClass RC,
471 defm r : VBRDmm<opcStr, "$sy", opc, VRC, RCM, (ins RC:$sy)>;
473 defm i : VBRDmm<opcStr, "$sy", opc, VRC, RCM, (ins simm7:$sy)>;
556 multiclass RVm<string opcStr, bits<8>opc, RegisterClass VRC, RegisterClass RC,
559 defm vv : RVmm<opcStr, ", $vy, $vz", opc, VRC, RCM, (ins VRC:$vy, VRC:$vz)>;
561 defm rv : RVmm<opcStr, ", $sy, $vz", opc, VRC, RCM, (ins RC:$sy, VRC:$vz)>;
563 defm iv : RVmm<opcStr, ", $sy, $vz", opc, VRC, RCM, (ins SIMM:$sy, VRC:$vz)>;
568 multiclass RVDIVm<string opcStr, bits<8>opc, RegisterClass VRC,
571 defm vv : RVmm<opcStr, ", $vy, $vz", opc, VRC, RCM, (ins VRC:$vy, VRC:$vz)>;
573 defm vr : RVmm<opcStr, ", $vy, $sy", opc, VRC, RCM, (ins VRC:$vy, RC:$sy)>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/toshiba/
H A Dtmpv7708-visrobo-vrc.dtsi3 * Device Tree File for TMPV7708 VisROBO VRC SoM
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp5893 const TargetRegisterClass *VRC = RI.getEquivalentVGPRClass(RC); in legalizeOpWithMove() local
5894 Register Reg = MRI.createVirtualRegister(VRC); in legalizeOpWithMove()
6358 const TargetRegisterClass *VRC = MRI.getRegClass(SrcReg); in readlaneVGPRToSGPR() local
6359 const TargetRegisterClass *SRC = RI.getEquivalentSGPRClass(VRC); in readlaneVGPRToSGPR()
6364 unsigned SubRegs = RI.getRegSizeInBits(*VRC) / 32; in readlaneVGPRToSGPR()
6366 if (RI.hasAGPRs(VRC)) { in readlaneVGPRToSGPR()
6367 VRC = RI.getEquivalentVGPRClass(VRC); in readlaneVGPRToSGPR()
6368 Register NewSrcReg = MRI.createVirtualRegister(VRC); in readlaneVGPRToSGPR()
6896 const TargetRegisterClass *RC = nullptr, *SRC = nullptr, *VRC = nullptr; in legalizeOperands() local
6903 VRC = OpRC; in legalizeOperands()
[all …]
H A DSIRegisterInfo.h294 getEquivalentSGPRClass(const TargetRegisterClass *VRC) const;
H A DSIRegisterInfo.cpp3605 const TargetRegisterClass *VRC = getVGPRClassForBitWidth(Size); in getEquivalentVGPRClass() local
3606 assert(VRC && "Invalid register class size"); in getEquivalentVGPRClass()
3607 return VRC; in getEquivalentVGPRClass()
3619 SIRegisterInfo::getEquivalentSGPRClass(const TargetRegisterClass *VRC) const { in getEquivalentSGPRClass()
3620 unsigned Size = getRegSizeInBits(*VRC); in getEquivalentSGPRClass()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DInstrEmitter.cpp475 const TargetRegisterClass *VRC = MRI->getRegClass(VReg); in ConstrainForSubReg() local
476 const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx); in ConstrainForSubReg()
480 if (RC && RC != VRC) in ConstrainForSubReg()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfoV.td347 class VWholeLoad<bits<3> nf, RISCVWidth width, string opcodestr, RegisterClass VRC>
349 width.Value{2-0}, (outs VRC:$vd), (ins GPRMemZeroOffset:$rs1),
418 class VWholeStore<bits<3> nf, string opcodestr, RegisterClass VRC>
420 0b000, (outs), (ins VRC:$vs3, GPRMemZeroOffset:$rs1),
1056 multiclass VWholeLoadN<int l, bits<3> nf, string opcodestr, RegisterClass VRC> {
1060 def E # l # _V : VWholeLoad<nf, w, opcodestr # "e" # l # ".v", VRC>,
/freebsd/share/misc/
H A Dusb_vendors8320 9881 IR receiver [VRC-1100 Vista MCE Remote Control]
22670 2012 Virtual Reality Controller [VRC]