/freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VEInstrVec.td | 469 multiclass VBRDm<string opcStr, bits<8>opc, RegisterClass VRC, RegisterClass RC, 471 defm r : VBRDmm<opcStr, "$sy", opc, VRC, RCM, (ins RC:$sy)>; 473 defm i : VBRDmm<opcStr, "$sy", opc, VRC, RCM, (ins simm7:$sy)>; 556 multiclass RVm<string opcStr, bits<8>opc, RegisterClass VRC, RegisterClass RC, 559 defm vv : RVmm<opcStr, ", $vy, $vz", opc, VRC, RCM, (ins VRC:$vy, VRC:$vz)>; 561 defm rv : RVmm<opcStr, ", $sy, $vz", opc, VRC, RCM, (ins RC:$sy, VRC:$vz)>; 563 defm iv : RVmm<opcStr, ", $sy, $vz", opc, VRC, RCM, (ins SIMM:$sy, VRC:$vz)>; 568 multiclass RVDIVm<string opcStr, bits<8>opc, RegisterClass VRC, 571 defm vv : RVmm<opcStr, ", $vy, $vz", opc, VRC, RCM, (ins VRC:$vy, VRC:$vz)>; 573 defm vr : RVmm<opcStr, ", $vy, $sy", opc, VRC, RCM, (ins VRC:$vy, RC:$sy)>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/toshiba/ |
H A D | tmpv7708-visrobo-vrc.dtsi | 3 * Device Tree File for TMPV7708 VisROBO VRC SoM
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.h | 259 getEquivalentSGPRClass(const TargetRegisterClass *VRC) const;
|
H A D | SIInstrInfo.cpp | 5644 const TargetRegisterClass *VRC = RI.getEquivalentVGPRClass(RC); in legalizeOpWithMove() local 5645 Register Reg = MRI.createVirtualRegister(VRC); in legalizeOpWithMove() 6059 const TargetRegisterClass *VRC = MRI.getRegClass(SrcReg); in readlaneVGPRToSGPR() local 6060 const TargetRegisterClass *SRC = RI.getEquivalentSGPRClass(VRC); in readlaneVGPRToSGPR() 6062 unsigned SubRegs = RI.getRegSizeInBits(*VRC) / 32; in readlaneVGPRToSGPR() 6064 if (RI.hasAGPRs(VRC)) { in readlaneVGPRToSGPR() 6065 VRC = RI.getEquivalentVGPRClass(VRC); in readlaneVGPRToSGPR() 6066 Register NewSrcReg = MRI.createVirtualRegister(VRC); in readlaneVGPRToSGPR() 6588 const TargetRegisterClass *RC = nullptr, *SRC = nullptr, *VRC = nullptr; in legalizeOperands() local 6595 VRC = OpRC; in legalizeOperands() [all …]
|
H A D | SIRegisterInfo.cpp | 2883 const TargetRegisterClass *VRC = getVGPRClassForBitWidth(Size); in getEquivalentVGPRClass() local 2884 assert(VRC && "Invalid register class size"); in getEquivalentVGPRClass() 2885 return VRC; in getEquivalentVGPRClass() 2897 SIRegisterInfo::getEquivalentSGPRClass(const TargetRegisterClass *VRC) const { in getEquivalentSGPRClass() 2898 unsigned Size = getRegSizeInBits(*VRC); in getEquivalentSGPRClass()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | InstrEmitter.cpp | 478 const TargetRegisterClass *VRC = MRI->getRegClass(VReg); in ConstrainForSubReg() local 479 const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx); in ConstrainForSubReg() 483 if (RC && RC != VRC) in ConstrainForSubReg()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVInstrInfoV.td | 309 class VWholeLoad<bits<3> nf, RISCVWidth width, string opcodestr, RegisterClass VRC> 311 width.Value{2-0}, (outs VRC:$vd), (ins GPRMemZeroOffset:$rs1), 380 class VWholeStore<bits<3> nf, string opcodestr, RegisterClass VRC> 382 0b000, (outs), (ins VRC:$vs3, GPRMemZeroOffset:$rs1), 1014 multiclass VWholeLoadN<int l, bits<3> nf, string opcodestr, RegisterClass VRC> { 1018 def E # l # _V : VWholeLoad<nf, w, opcodestr # "e" # l # ".v", VRC>,
|
/freebsd/share/misc/ |
H A D | usb_vendors | 8275 9881 IR receiver [VRC-1100 Vista MCE Remote Control] 22612 2012 Virtual Reality Controller [VRC]
|