Home
last modified time | relevance | path

Searched refs:VMX (Results 1 – 19 of 19) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrTDX.td19 // SEAMCALL - Call to SEAM VMX-root Operation Module
22 // SEAMRET - Return to Legacy VMX-root Operation
H A DX86InstrVMX.td1 //===-- X86InstrVMX.td - VMX Instruction Set Extension -----*- tablegen -*-===//
9 // This file describes the instructions that make up the Intel VMX instruction
15 // VMX instructions
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEInstrInfo.cpp918 Register VMX = VMXl; in expandPostRAPseudo() local
920 VMX = VMXu; in expandPostRAPseudo()
928 .addDef(VMX) in expandPostRAPseudo()
934 .addDef(VMX) in expandPostRAPseudo()
942 .addDef(VMX) in expandPostRAPseudo()
945 .addReg(VMX); in expandPostRAPseudo()
951 .addDef(VMX) in expandPostRAPseudo()
954 .addReg(VMX); in expandPostRAPseudo()
/freebsd/contrib/llvm-project/lldb/source/Plugins/Process/Utility/
H A DRegisterInfos_ppc64le.h16 #define VMX_OFFSET(regname) (offsetof(VMX, regname) + sizeof(GPR) + sizeof(FPR))
18 (offsetof(VSX, regname) + sizeof(GPR) + sizeof(FPR) + sizeof(VMX))
391 } VMX; typedef
H A DRegisterContextFreeBSD_powerpc.cpp169 } VMX; typedef
H A DRegisterInfos_powerpc.h14 #define VMX_OFFSET(regname) (sizeof(GPR) + sizeof(FPR) + offsetof(VMX, regname))
/freebsd/sys/contrib/xen/arch-x86/
H A Dcpufeatureset.h130 XEN_CPUFEATURE(VMX, 1*32+ 5) /*h Virtual Machine Extensions */
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCScheduleP8.td57 // Two issue ports shared by 2 DFP/2 VSX/2 VMX/1 CY/1 DFP operations.
71 // Two issue ports shared by two floating-point, two VSX, two VMX, one crypto,
H A DP10InstrResources.td1748 // 4 Cycles Permute operations, and 7 Cycles VMX Multiply operations, 2 input operands
2015 // 7 Cycles VMX Multiply operations, 2 input operands
2043 // 7 Cycles VMX Multiply operations, 3 input operands
H A DPPCScheduleP7.td240 // Instructions of FPU and VMX pipeline
H A DPPCInstrVSX.td15 // ** which VMX and VSX instructions are lane-sensitive and which are not. **
23 // ** When adding new VMX and VSX instructions, please consider whether they **
1966 2. Shift in the VMX register so that the correct doubleword is correctly
1990 // - Now that we set up the shift amount, we shift in the VMX register
2023 // - Now that we set up the shift amount, we shift in the VMX register
2053 // - Now that we set up the shift amount, we shift in the VMX register
2083 // - Now that we set up the shift amount, we shift in the VMX register
2113 - The shift in the VMX register is by 0/8 for opposite element numbers so
2131 - The shift in the VMX register is by 0/8 for opposite element numbers so
2150 - The shift in the VMX register happens for opposite element numbers
[all …]
H A DPPCInstrAltivec.td15 // ** which VMX and VSX instructions are lane-sensitive and which are not. **
23 // ** When adding new VMX and VSX instructions, please consider whether they **
1325 // instructions than VMX instructions)
/freebsd/crypto/openssl/doc/man3/
H A DOPENSSL_ppccap.pod52 Meaning: Use AltiVec (aka VMX) instructions. In some but not all cases, this
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZScheduleZ13.td1259 def : InstRW<[WLat2, VecXsPm, NormalGr], (instregex "VMX(B|F|G|H)?$")>;
H A DSystemZScheduleZ17.td1342 def : InstRW<[WLat2, VecXsPm, NormalGr], (instregex "VMX(B|F|G|H|Q)?$")>;
H A DSystemZScheduleZ15.td1317 def : InstRW<[WLat2, VecXsPm, NormalGr], (instregex "VMX(B|F|G|H)?$")>;
H A DSystemZScheduleZ14.td1280 def : InstRW<[WLat2, VecXsPm, NormalGr], (instregex "VMX(B|F|G|H)?$")>;
H A DSystemZScheduleZ16.td1323 def : InstRW<[WLat2, VecXsPm, NormalGr], (instregex "VMX(B|F|G|H)?$")>;
H A DSystemZInstrVector.td682 def VMX : BinaryVRRcGeneric<"vmx", 0xE7FF>;