Home
last modified time | relevance | path

Searched refs:VLMul (Results 1 – 10 of 10) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInsertVSETVLI.cpp533 RISCVII::VLMUL VLMul = RISCVII::LMUL_1; member in __anoncddf45c50111::VSETVLIInfo
611 RISCVII::VLMUL getVLMUL() const { return VLMul; } in getVLMUL()
671 VLMul = RISCVVType::getVLMUL(VType); in setVTYPE()
679 VLMul = L; in setVTYPE()
685 void setVLMul(RISCVII::VLMUL VLMul) { this->VLMul = VLMul; } in setVLMul() argument
690 return RISCVVType::encodeVTYPE(VLMul, SEW, TailAgnostic, MaskAgnostic); in encodeVTYPE()
702 return std::tie(VLMul, SEW, TailAgnostic, MaskAgnostic) == in hasSameVTYPE()
703 std::tie(Other.VLMul, Other.SEW, Other.TailAgnostic, in hasSameVTYPE()
710 return RISCVVType::getSEWLMULRatio(SEW, VLMul); in getSEWLMULRatio()
839 << "VLMul=" << (unsigned)VLMul << ", " in print()
[all …]
H A DRISCVInstrInfoVPseudos.td387 // {SEW, VLMul} values set a valid VType to deal with this mask type.
545 let Fields = [ "Pseudo", "BaseInstr", "VLMul", "SEW"];
546 let PrimaryKey = [ "BaseInstr", "VLMul", "SEW"];
748 let VLMul = m.value;
767 RISCVVLE</*Masked*/0, /*Strided*/0, /*FF*/0, !logtwo(EEW), VLMul> {
784 RISCVVLE</*Masked*/1, /*Strided*/0, /*FF*/0, !logtwo(EEW), VLMul> {
801 RISCVVLE</*Masked*/0, /*Strided*/0, /*FF*/1, !logtwo(EEW), VLMul> {
818 RISCVVLE</*Masked*/1, /*Strided*/0, /*FF*/1, !logtwo(EEW), VLMul> {
835 RISCVVLE</*Masked*/0, /*Strided*/1, /*FF*/0, !logtwo(EEW), VLMul> {
852 RISCVVLE</*Masked*/1, /*Strided*/1, /*FF*/0, !logtwo(EEW), VLMul> {
[all …]
H A DRISCVInstrInfoXSf.td308 let VLMul = m.value in {
325 let VLMul = m.value in {
342 let VLMul = m.value in {
359 let VLMul = m.value in {
384 let VLMul = m.value in
390 let VLMul = m.value in
396 let VLMul = m.value in
H A DRISCVRegisterInfo.td138 int VLMul = 1;
141 let Size = !if(IsVRegClass, !mul(VLMul, NF, 64), 0);
144 let TSFlags{3-1} = !logtwo(VLMul);
508 let VLMul = Vlmul;
H A DRISCVInstrInfoZvk.td255 let VLMul = MInfo.value in {
265 let VLMul = MInfo.value in
270 let VLMul = m.value in {
276 let VLMul = m.value in
413 let VLMul = m.value in {
H A DRISCVInstrFormats.td176 bits<3> VLMul = 0;
177 let TSFlags{10-8} = VLMul;
H A DRISCVISelDAGToDAG.cpp569 RISCVII::VLMUL VLMul = static_cast<RISCVII::VLMUL>( in selectVSETVLI() local
572 unsigned VTypeI = RISCVVType::encodeVTYPE(VLMul, SEW, /*TailAgnostic*/ true, in selectVSETVLI()
580 if (*VLEN / RISCVVType::getSEWLMULRatio(SEW, VLMul) == C->getZExtValue()) in selectVSETVLI()
/freebsd/contrib/llvm-project/llvm/lib/TargetParser/
H A DRISCVTargetParser.cpp214 unsigned getSEWLMULRatio(unsigned SEW, RISCVII::VLMUL VLMul) { in getSEWLMULRatio() argument
217 std::tie(LMul, Fractional) = decodeVLMUL(VLMul); in getSEWLMULRatio()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/
H A DRISCVMCTargetDesc.h45 uint8_t VLMul; member
/freebsd/contrib/llvm-project/llvm/include/llvm/TargetParser/
H A DRISCVTargetParser.h119 unsigned getSEWLMULRatio(unsigned SEW, RISCVII::VLMUL VLMul);