| /freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | RegisterInfoEmitter.cpp | 62 CodeGenRegBank &RegBank; member in __anon9ff3bf660111::RegisterInfoEmitter
66 : Records(R), Target(R), RegBank(Target.getRegBank()) { in RegisterInfoEmitter()
67 RegBank.computeDerivedInfo(); in RegisterInfoEmitter()
102 const auto &Registers = RegBank.getRegisters(); in runEnums()
133 const auto &RegisterClasses = RegBank.getRegClasses(); in runEnums()
167 auto &SubRegIndices = RegBank.getSubRegIndices(); in runEnums()
186 unsigned NumSets = RegBank.getNumRegPressureSets(); in runEnums()
188 const RegUnitSet &RegUnits = RegBank.getRegSetAt(i); in runEnums()
204 unsigned NumRCs = RegBank.getRegClasses().size(); in EmitRegUnitPressure()
205 unsigned NumSets = RegBank.getNumRegPressureSets(); in EmitRegUnitPressure()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/ |
| H A D | CodeGenRegisters.cpp | 80 void CodeGenSubRegIndex::updateComponents(CodeGenRegBank &RegBank) { in updateComponents() argument
90 CodeGenSubRegIndex *A = RegBank.getSubRegIdx(Comps[0]); in updateComponents()
91 CodeGenSubRegIndex *B = RegBank.getSubRegIdx(Comps[1]); in updateComponents()
92 CodeGenSubRegIndex *X = A->addComposite(B, this, RegBank.getHwModes()); in updateComponents()
105 IdxParts.push_back(RegBank.getSubRegIdx(Part)); in updateComponents()
172 void CodeGenRegister::buildObjectGraph(CodeGenRegBank &RegBank) { in buildObjectGraph() argument
182 ExplicitSubRegIndices.push_back(RegBank.getSubRegIdx(SRI)); in buildObjectGraph()
183 ExplicitSubRegs.push_back(RegBank.getReg(SR)); in buildObjectGraph()
197 CodeGenRegister *Reg = RegBank.getReg(Alias); in buildObjectGraph()
205 bool CodeGenRegister::inheritRegUnits(CodeGenRegBank &RegBank) { in inheritRegUnits() argument
[all …]
|
| H A D | CodeGenTarget.cpp | 104 auto &RegClasses = RegBank->getRegClasses(); in getRegNamespace()
158 if (!RegBank) in getRegBank()
159 RegBank = std::make_unique<CodeGenRegBank>(Records, getHwModes()); in getRegBank()
160 return *RegBank; in getRegBank()
|
| H A D | CodeGenRegisters.h | 274 bool inheritRegUnits(CodeGenRegBank &RegBank);
281 unsigned getWeight(const CodeGenRegBank &RegBank) const;
430 getMatchingSubClassWithSubRegs(CodeGenRegBank &RegBank,
486 void buildRegUnitSet(const CodeGenRegBank &RegBank,
|
| H A D | CodeGenTarget.h | 63 mutable std::unique_ptr<CodeGenRegBank> RegBank; variable
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | RegisterBankInfo.cpp | 73 const RegisterBank &RegBank = getRegBank(Idx); in verify() local
74 assert(Idx == RegBank.getID() && in verify()
76 LLVM_DEBUG(dbgs() << "Verify " << RegBank << '\n'); in verify()
77 assert(RegBank.verify(*this, TRI) && "RegBank is invalid"); in verify()
124 const RegisterBank &RegBank = getRegBankFromRegClass(*RC, MRI.getType(Reg)); in getRegBankFromConstraints() local
126 assert(RegBank.covers(*RC) && in getRegBankFromConstraints()
128 return &RegBank; in getRegBankFromConstraints()
268 const RegisterBank *RegBank) { in hashPartialMapping() argument
269 return hash_combine(StartIdx, Length, RegBank ? RegBank->getID() : 0); in hashPartialMapping()
276 PartMapping.RegBank); in hash_value()
[all …]
|
| H A D | MachineRegisterInfo.cpp | 64 const RegisterBank &RegBank) { in setRegBank() argument
65 VRegInfo[Reg].first = &RegBank; in setRegBank()
|
| H A D | MachineVerifier.cpp | 2690 const RegisterBank *RegBank = MRI->getRegBankOrNull(Reg); in visitMachineOperand() local
2694 if (!RegBank && isFunctionRegBankSelected) { in visitMachineOperand()
2702 if (RegBank && Ty.isValid() && !Ty.isScalableVector() && in visitMachineOperand()
2703 RBI->getMaximumSize(RegBank->getID()) < Ty.getSizeInBits()) { in visitMachineOperand()
2706 OS << "Register bank " << RegBank->getName() << " too small(" in visitMachineOperand()
2707 << RBI->getMaximumSize(RegBank->getID()) << ") to fit " in visitMachineOperand()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | RegisterBankInfo.h | 61 const RegisterBank *RegBank; member
67 const RegisterBank &RegBank) in PartialMapping()
68 : StartIdx(StartIdx), Length(Length), RegBank(&RegBank) {} in PartialMapping()
472 const RegisterBank &RegBank) const;
480 const RegisterBank &RegBank) const;
|
| H A D | RegisterBank.h | 85 inline raw_ostream &operator<<(raw_ostream &OS, const RegisterBank &RegBank) {
86 RegBank.print(OS);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMInstructionSelector.cpp | 138 unsigned selectLoadStoreOpCode(unsigned Opc, unsigned RegBank,
191 const RegisterBank *RegBank = RBI.getRegBank(Reg, MRI, TRI); in guessRegClass() local
192 assert(RegBank && "Can't get reg bank for virtual register"); in guessRegClass()
195 assert((RegBank->getID() == ARM::GPRRegBankID || in guessRegClass()
196 RegBank->getID() == ARM::FPRRegBankID) && in guessRegClass()
199 if (RegBank->getID() == ARM::FPRRegBankID) { in guessRegClass()
358 unsigned RegBank, in selectLoadStoreOpCode() argument
362 if (RegBank == ARM::GPRRegBankID) { in selectLoadStoreOpCode()
376 if (RegBank == ARM::FPRRegBankID) { in selectLoadStoreOpCode()
1098 unsigned RegBank = RBI.getRegBank(Reg, MRI, TRI)->getID(); in select() local
[all …]
|
| H A D | ARMRegisterBankInfo.cpp | 52 PM.RegBank->getID() == RegBankID; in checkPartMapping()
447 (Mapping.RegBank->getID() != ARM::FPRRegBankID || in getInstrMapping()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 275 ValMapping.BreakDown[0].RegBank == ValMapping.BreakDown[1].RegBank); in getBreakDownCost()
1066 OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank; in applyMappingLoad()
1367 OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank; in applyMappingSBufferLoad()
1369 OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank; in applyMappingSBufferLoad()
1495 OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank; in applyMappingBFE()
1928 const RegisterBank &RegBank, in extendLow32IntoHigh32() argument
1940 B.getMRI()->setRegBank(ShiftAmt.getReg(0), RegBank); in extendLow32IntoHigh32()
1958 *OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank; in foldExtractEltToCmpSelect()
1973 *OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank; in foldExtractEltToCmpSelect()
1975 *OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank; in foldExtractEltToCmpSelect()
[all …]
|
| H A D | AMDGPUGenRegisterBankInfo.def | 58 // StartIdx, Length, RegBank
289 assert(BankID == ValMappings[Idx].BreakDown->RegBank->getID());
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/MIRParser/ |
| H A D | MIRParser.cpp | 689 Info.D.RegBank = nullptr; in parseRegisterInfo()
696 const RegisterBank *RegBank = Target->getRegBank(VReg.Class.Value); in parseRegisterInfo() local
697 if (!RegBank) in parseRegisterInfo()
703 Info.D.RegBank = RegBank; in parseRegisterInfo()
795 MRI.setRegBank(Reg, *Info.D.RegBank); in setupRegisterInfo()
|
| H A D | MIParser.cpp | 302 const auto &RegBank = RBI->getRegBank(I); in initNames2RegBanks() local
304 std::make_pair(StringRef(RegBank.getName()).lower(), &RegBank)); in initNames2RegBanks()
1612 const RegisterBank *RegBank = nullptr; in parseRegisterClassOrBank() local
1614 RegBank = PFS.Target.getRegBank(Name); in parseRegisterClassOrBank()
1615 if (!RegBank) in parseRegisterClassOrBank()
1625 RegInfo.Kind = RegBank ? VRegInfo::REGBANK : VRegInfo::GENERIC; in parseRegisterClassOrBank()
1626 if (RegInfo.Explicit && RegInfo.D.RegBank != RegBank) in parseRegisterClassOrBank()
1628 RegInfo.D.RegBank = RegBank; in parseRegisterClassOrBank()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86GenRegisterBankInfo.def | 15 /* StartIdx, Length, RegBank */
|
| H A D | X86InstructionSelector.cpp | |
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/MIRParser/ |
| H A D | MIParser.h | 44 const RegisterBank *RegBank; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64GenRegisterBankInfo.def | 15 /* StartIdx, Length, RegBank */
131 Map.RegBank == &RB;
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | RegBankSelect.cpp | 121 const RegisterBank *DesiredRegBank = ValMapping.BreakDown[0].RegBank; in assignmentMatch()
263 const RegisterBank *DesiredRegBank = ValMapping.BreakDown[0].RegBank; in getRepairCost()
611 MRI->setRegBank(Reg, *ValMapping.BreakDown[0].RegBank); in applyMapping()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/ |
| H A D | X86InstructionSelector.cpp | 217 const RegisterBank &RegBank = *RBI.getRegBank(Reg, MRI, TRI); in getRegClass() local
218 return getRegClass(Ty, RegBank); in getRegClass()
1493 const RegisterBank &RegBank = *RBI.getRegBank(DstReg, MRI, TRI); in selectMergeValues() local
1497 MRI.setRegBank(DefReg, RegBank); in selectMergeValues()
1503 MRI.setRegBank(Tmp, RegBank); in selectMergeValues()
1562 const RegisterBank &RegBank = *RBI.getRegBank(DstReg, MRI, TRI); in materializeFP() local
1570 getLoadStoreOp(DstTy, RegBank, TargetOpcode::G_LOAD, Alignment); in materializeFP()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCGenRegisterBankInfo.def | 16 /* StartIdx, Length, RegBank */
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64RegisterBankInfo.cpp | 858 *AArch64GenRegisterBankInfo::PartMappings[OpRegBankIdx[0]].RegBank, in getInstrMapping()
859 *AArch64GenRegisterBankInfo::PartMappings[OpRegBankIdx[1]].RegBank, in getInstrMapping()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.h | 176 void setRegBank(Register Reg, const RegisterBank *RegBank) const;
|