| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | GuardUtils.cpp | 82 void llvm::widenWidenableBranch(BranchInst *WidenableBR, Value *NewCond) { in widenWidenableBranch() argument 96 WidenableBR->setCondition(B.CreateAnd(NewCond, WC->get())); in widenWidenableBranch() 100 C->set(B.CreateAnd(NewCond, C->get())); in widenWidenableBranch() 108 void llvm::setWidenableBranchCond(BranchInst *WidenableBR, Value *NewCond) { in setWidenableBranchCond() argument 117 WidenableBR->setCondition(B.CreateAnd(NewCond, WC->get())); in setWidenableBranchCond() 123 C->set(NewCond); in setWidenableBranchCond()
|
| H A D | BasicBlockUtils.cpp | 1756 Value *NewCond = PBI->getCondition(); in InvertBranch() local 1759 if (NewCond->hasOneUse() && isa<CmpInst>(NewCond)) { in InvertBranch() 1760 CmpInst *CI = cast<CmpInst>(NewCond); in InvertBranch() 1763 NewCond = Builder.CreateNot(NewCond, NewCond->getName() + ".not"); in InvertBranch() 1765 PBI->setCondition(NewCond); in InvertBranch()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCReduceCRLogicals.cpp | 118 MachineInstr *NewCond; member 127 if (NewCond && NewCond->getParent() != MBB) in allInstrsInSameMBB() 235 if (BSI.NewCond) { in splitMBB() 238 FirstTerminator->getOperand(0).setReg(BSI.NewCond->getOperand(0).getReg()); in splitMBB() 683 MachineInstr *NewCond = CRI.CopyDefs.first; in splitBlockOnBinaryCROp() local 686 std::swap(NewCond, SplitCond); in splitBlockOnBinaryCROp() 697 MBPI, CRI.MI, NewCond}; in splitBlockOnBinaryCROp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | IndVarSimplify.cpp | 1157 static void replaceExitCond(BranchInst *BI, Value *NewCond, in replaceExitCond() argument 1161 << " with " << *NewCond << "\n"); in replaceExitCond() 1162 BI->setCondition(NewCond); in replaceExitCond() 1179 auto *NewCond = createFoldedExitCond(L, ExitingBB, IsTaken); in foldExit() local 1180 replaceExitCond(BI, NewCond, DeadInsts); in foldExit() 1385 auto *NewCond = *Replaced; in optimizeLoopExitWithUnknownExitCount() local 1386 if (auto *NCI = dyn_cast<Instruction>(NewCond)) { in optimizeLoopExitWithUnknownExitCount() 1390 << " with " << *NewCond << "\n"); in optimizeLoopExitWithUnknownExitCount() 1392 OldCond->replaceAllUsesWith(NewCond); in optimizeLoopExitWithUnknownExitCount() 1844 Value *NewCond; in predicateLoopExits() local [all …]
|
| H A D | LoopPredication.cpp | 1161 Value *NewCond = B.CreateICmp(ICmpInst::ICMP_UGT, ECV, RHS); in predicateLoopExits() local 1165 NewCond = B.CreateFreeze(NewCond); in predicateLoopExits() 1167 widenWidenableBranch(WidenableBR, NewCond); in predicateLoopExits()
|
| H A D | GuardWidening.cpp | 97 static void setCondition(Instruction *I, Value *NewCond) { in setCondition() argument 101 GI->setArgOperand(0, NewCond); in setCondition() 104 cast<BranchInst>(I)->setCondition(NewCond); in setCondition()
|
| H A D | LICM.cpp | 2489 Value *NewCond = Builder.CreateICmp(P, LHS1, NewRHS); in hoistMinMax() local 2490 NewCond->takeName(&I); in hoistMinMax() 2491 I.replaceAllUsesWith(NewCond); in hoistMinMax()
|
| H A D | LoopStrengthReduce.cpp | 2574 ICmpInst *NewCond = new ICmpInst(Cond->getIterator(), Pred, in OptimizeMax() local 2578 NewCond->setDebugLoc(Cond->getDebugLoc()); in OptimizeMax() 2579 Cond->replaceAllUsesWith(NewCond); in OptimizeMax() 2580 CondUse->setUser(NewCond); in OptimizeMax() 2588 return NewCond; in OptimizeMax()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | HardwareLoops.cpp | 543 Value *NewCond = CondBuilder.CreateIntrinsic(Intrinsic::loop_decrement, in InsertLoopDec() local 546 ExitBranch->setCondition(NewCond); in InsertLoopDec() 556 LLVM_DEBUG(dbgs() << "HWLoops: Inserted loop dec: " << *NewCond << "\n"); in InsertLoopDec() 587 Value *NewCond = in UpdateBranch() local 590 ExitBranch->setCondition(NewCond); in UpdateBranch()
|
| H A D | BranchFolding.cpp | 1144 SmallVector<MachineOperand, 4> NewCond(Cond); in TailMergeBlocks() local 1146 if (TII->reverseBranchCondition(NewCond)) in TailMergeBlocks() 1163 NewCond, dl); in TailMergeBlocks() 1599 SmallVector<MachineOperand, 4> NewCond(CurCond); in OptimizeBlock() local 1600 if (!TII->reverseBranchCondition(NewCond)) { in OptimizeBlock() 1603 TII->insertBranch(*MBB, CurFBB, CurTBB, NewCond, Dl); in OptimizeBlock()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Transforms/Utils/ |
| H A D | GuardUtils.h | 35 void widenWidenableBranch(BranchInst *WidenableBR, Value *NewCond);
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlanConstruction.cpp | 787 VPValue *NewCond = Builder.createAnd(MiddleCond, Builder.createNot(AnyNaN)); in handleMaxMinNumReductions() local 788 MiddleTerm->setOperand(0, NewCond); in handleMaxMinNumReductions()
|
| H A D | VPlanRecipes.cpp | 2499 Value *NewCond = State.get(Cond, State.VF.isScalar()); in execute() local 2507 Value *Select = State.Builder.CreateSelect(NewCond, NewVecOp, Start); in execute()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 4315 ISD::CondCode NewCond; in optimizeSetCCOfSignedTruncationCheck() local 4317 NewCond = ISD::CondCode::SETEQ; in optimizeSetCCOfSignedTruncationCheck() 4319 NewCond = ISD::CondCode::SETEQ; in optimizeSetCCOfSignedTruncationCheck() 4323 NewCond = ISD::CondCode::SETNE; in optimizeSetCCOfSignedTruncationCheck() 4327 NewCond = ISD::CondCode::SETNE; in optimizeSetCCOfSignedTruncationCheck() 4345 NewCond = getSetCCInverse(NewCond, XVT); in optimizeSetCCOfSignedTruncationCheck() 4370 return DAG.getSetCC(DL, SCCVT, SExtInReg, X, NewCond); in optimizeSetCCOfSignedTruncationCheck() 5382 ISD::CondCode NewCond = Cond; in SimplifySetCC() local 5386 NewCond = (Cond == ISD::SETULE) ? ISD::SETULT : ISD::SETUGE; in SimplifySetCC() 5398 return DAG.getSetCC(dl, VT, Shift, CmpRHS, NewCond); in SimplifySetCC() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 2271 if (SDValue NewCond = LowerSETCC(Cond, DAG)) in LowerSELECT() local 2272 Cond = NewCond; in LowerSELECT() 2472 if (SDValue NewCond = LowerSETCC(Cond, DAG)) in LowerBRCOND() local 2473 Cond = NewCond; in LowerBRCOND()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstructionCombining.cpp | 4171 Value *NewCond = Op0; in visitSwitchInst() local 4175 NewCond = Builder.CreateAnd( in visitSwitchInst() 4184 return replaceOperand(SI, 0, NewCond); in visitSwitchInst() 4240 Value *NewCond = Builder.CreateTrunc(Cond, Ty, "trunc"); in visitSwitchInst() local 4246 return replaceOperand(SI, 0, NewCond); in visitSwitchInst()
|
| H A D | InstCombineSelect.cpp | 4003 Value *NewCond = Builder.CreateFCmpFMF(InvPred, Cmp0, Cmp1, FCmp, in visitSelectInst() local 4012 Builder.CreateSelectFMF(NewCond, FalseVal, TrueVal, FMF); in visitSelectInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/TableGen/ |
| H A D | Record.cpp | 2629 const Init *NewCond = Cond->resolveReferences(R); in resolveReferences() local 2630 NewConds.push_back(NewCond); in resolveReferences() 2631 Changed |= NewCond != Cond; in resolveReferences()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 171 Register NewCond = Register()) const;
|
| H A D | SIInstrInfo.cpp | 8869 Register NewCond) const { in addSCCDefUsersToVALUWorklist() 8887 MRI.replaceRegWith(DestReg, NewCond); in addSCCDefUsersToVALUWorklist() 8891 if (NewCond.isValid()) in addSCCDefUsersToVALUWorklist() 8892 MI.getOperand(SCCIdx).setReg(NewCond); in addSCCDefUsersToVALUWorklist()
|
| H A D | AMDGPUISelLowering.cpp | 4877 SDValue NewCond = DAG.getSetCC(SL, Cond.getValueType(), LHS, RHS, NewCC); in performSelectCombine() local 4878 return DAG.getNode(ISD::SELECT, SL, VT, NewCond, False, True); in performSelectCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrAsmAlias.td | 395 class CondCodeAlias<string Prefix,string Suffix, string OldCond, string NewCond, 398 !strconcat(Prefix, NewCond, Suffix), VariantName>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 10522 Register NewCond = MRI.createVirtualRegister(&AArch64::GPR64commonRegClass); in createRemainingIterationsGreaterCondition() local 10524 .addReg(NewCond, RegState::Define) in createRemainingIterationsGreaterCondition() 10528 return NewCond; in createRemainingIterationsGreaterCondition()
|
| H A D | AArch64ISelLowering.cpp | 25170 AArch64CC::CondCode NewCond = getSwappedCondition(OldCond); in performCSELCombine() local 25171 if (NewCond != AArch64CC::AL) { in performCSELCombine() 25177 DAG.getConstant(NewCond, DL, MVT::i32), in performCSELCombine() 25274 auto NewCond = getInvertedCondCode(OldCond); in performSETCCCombine() local 25279 LHS.getOperand(1), DAG.getConstant(NewCond, DL, MVT::i32), in performSETCCCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 18409 if (SDValue NewCond = tryDemorganOfBooleanCondition(LHS, DAG)) { in combine_CC() local 18412 LHS = NewCond; in combine_CC() 19942 SDValue NewCond = Cond.getOperand(0); in PerformDAGCombine() local 19943 APInt Mask = APInt::getBitsSetFrom(NewCond.getValueSizeInBits(), 1); in PerformDAGCombine() 19944 if (DAG.MaskedValueIsZero(NewCond, Mask)) in PerformDAGCombine() 19945 return DAG.getNode(InvOpc, SDLoc(N), N->getValueType(0), Val, NewCond); in PerformDAGCombine()
|