Home
last modified time | relevance | path

Searched refs:MHZ (Results 1 – 25 of 25) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/spi/
H A Dspi-slave-mt27xx.txt17 - <&topckgen CLK_TOP_UNIVPLL1_D2>: specify parent clock 312MHZ.
19 - <&topckgen CLK_TOP_UNIVPLL1_D4>: specify parent clock 156MHZ.
20 - <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
21 - <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
H A Dspi-mt65xx.txt30 - <&clk26m>: specify parent clock 26MHZ.
31 - <&topckgen CLK_TOP_SYSPLL3_D2>: specify parent clock 109MHZ.
33 - <&topckgen CLK_TOP_SYSPLL4_D2>: specify parent clock 78MHZ.
34 - <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
35 - <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dipq9574-rdp-common.dtsi220 * (48 MHZ or 96 MHZ used for different RDP type board). This setting
222 * clock output from WiFi to the CMN PLL is 48 MHZ.
230 * The frequency of xo_board_clk is fixed to 24 MHZ, which is routed
231 * from WiFi output clock 48 MHZ divided by 2.
/freebsd/sys/powerpc/cpufreq/
H A Dmpc85xx_jog.c58 #define MHZ 1000000 macro
229 sets[sc->high - i].freq = sysclk * i / MHZ; in mpc85xx_jog_settings()
320 freq /= MHZ; in mpc85xx_jog_get()
/freebsd/sys/contrib/device-tree/src/arc/
H A Dhaps_hs_idu.dts40 clock-frequency = <50000000>; /* 50 MHZ */
/freebsd/sys/contrib/device-tree/src/arm/nvidia/
H A Dtegra30-asus-tf300tg.dts221 /* Elpida 1GB 667MHZ */
286 /* Hynix 1GB 667MHZ */
351 /* Micron 1GB 667MHZ */
418 /* Elpida 1GB 667MHZ */
636 /* Hynix 1GB 667MHZ */
854 /* Micron 1GB 667MHZ */
H A Dtegra30-asus-tf300t.dts147 /* Elpida 1GB 667MHZ */
212 /* Hynix 1GB 667MHZ */
277 /* Micron 1GB 667MHZ */
344 /* Elpida 1GB 667MHZ */
562 /* Hynix 1GB 667MHZ */
780 /* Micron 1GB 667MHZ */
H A Dtegra30-asus-tf300tl.dts241 /* Elpida 1GB 667MHZ */
306 /* Hynix 1GB 667MHZ */
373 /* Elpida 1GB 667MHZ */
591 /* Hynix 1GB 667MHZ */
H A Dtegra30-asus-tf700t.dts142 /* Micron 1GB 800MHZ */
207 /* Elpida 1GB 800MHZ */
274 /* Micron 1GB 800MHZ */
492 /* Elpida 1GB 800MHZ */
H A Dtegra30-asus-tf201.dts168 /* TF201 Unknown 1GB LPDDR2 500MHZ */
405 /* TF201 Unknown 1GB LPDDR2 500MHZ */
H A Dtegra30-asus-tf600t.dts1289 /* Elpida 2GB 750 MHZ */
1354 /* Hynix 2GB 750 MHZ */
1409 /* Micron 2GB 750 MHZ */
1466 /* Elpida 2GB 750 MHZ */
1684 /* Hynix 2GB 750 MHZ */
1866 /* Micron 2GB 750 MHZ */
/freebsd/sys/dev/flash/flexspi/
H A Dflex_spi.c56 #define MHZ(x) ((x)*1000*1000) macro
57 #define SPI_DEFAULT_CLK_RATE (MHZ(10))
81 {"W25Q128JW", 0x001860ef, 64*1024, 256, 4096, MHZ(100)},
/freebsd/sys/contrib/dev/iwlwifi/
H A Diwl-nvm-parse.c264 CHECK_AND_PRINT_I(20MHZ), in iwl_nvm_print_channel_flags()
265 CHECK_AND_PRINT_I(40MHZ), in iwl_nvm_print_channel_flags()
266 CHECK_AND_PRINT_I(80MHZ), in iwl_nvm_print_channel_flags()
267 CHECK_AND_PRINT_I(160MHZ), in iwl_nvm_print_channel_flags()
H A Diwl-eeprom-parse.c
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8ulp-evk.dts86 /* External ts clock is 50MHZ from PHY on EVK board. */
/freebsd/sys/contrib/dev/iwlwifi/mld/
H A Dmlo.c667 (_low) ? IWL_MLD_LOW_RSSI_THRESH_##_bw##MHZ \ in iwl_mld_get_emlsr_rssi_thresh()
668 : IWL_MLD_HIGH_RSSI_THRESH_##_bw##MHZ in iwl_mld_get_emlsr_rssi_thresh()
H A Drx.c461 BUILD_BUG_ON(IEEE80211_RADIOTAP_HE_MU_FLAGS2_BW_FROM_SIG_A_BW_ ## bw ## MHZ != \ in iwl_mld_decode_he_mu()
509 BUILD_BUG_ON(IEEE80211_RADIOTAP_HE_DATA6_TB_PPDU_BW_ ## bw ## MHZ != \ in iwl_mld_decode_he_tb_phy_data()
893 BUILD_BUG_ON(IEEE80211_RADIOTAP_EHT_USIG_COMMON_BW_ ## bw ## MHZ != \ in iwl_mld_decode_eht_usig()
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6qdl-ts4900.dtsi179 MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M 0x10 /* FPGA 24MHZ */
H A Dimx6qdl-ts7970.dtsi277 MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M 0x10 /* FPGA 24MHZ */
/freebsd/sys/contrib/dev/iwlwifi/mvm/
H A Drxmq.c1123 BUILD_BUG_ON(IEEE80211_RADIOTAP_HE_MU_FLAGS2_BW_FROM_SIG_A_BW_ ## bw ## MHZ != \ in iwl_mvm_decode_he_phy_ru_alloc()
1125 BUILD_BUG_ON(IEEE80211_RADIOTAP_HE_DATA6_TB_PPDU_BW_ ## bw ## MHZ != \ in iwl_mvm_decode_he_phy_ru_alloc()
/freebsd/crypto/heimdal/lib/wind/
H A DDerivedNormalizationProps.txt97 3392 ; FC_NFKC; 006D 0068 007A # So SQUARE MHZ
H A DUnicodeData.txt9217 3392;SQUARE MHZ;So;0;L;<square> 004D 0048 007A;;;;N;SQUARED MHZ;;;;
H A DNormalizationTest.txt2211 3392;3392;3392;004D 0048 007A;004D 0048 007A; # (㎒; ㎒; ㎒; MHz; MHz; ) SQUARE MHZ
/freebsd/crypto/krb5/src/lib/krb5/unicode/
H A DUnicodeData.txt8835 3392;SQUARE MHZ;So;0;L;<square> 004D 0048 007A;;;;N;SQUARED MHZ;;;;
/freebsd/tools/tools/locale/etc/charmaps/
H A DeucKR.TXT7102 0xA7D6 0x3392 #SQUARE MHZ