Searched refs:Lg2 (Results 1 – 8 of 8) sorted by relevance
| /freebsd/lib/msun/src/ |
| H A D | k_logf.h | 19 Lg2 = 0xccce13.0p-25, /* 0.40000972152 */ variable
31 t1= w*(Lg2+w*Lg4); in k_log1pf()
|
| H A D | k_log.h | 72 Lg2 = 3.999999999940941908e-01, /* 3FD99999 9997FA04 */ variable
91 t1= w*(Lg2+w*(Lg4+w*Lg6)); in k_log1p()
|
| H A D | e_logf.c | 25 Lg2 = 0xccce13.0p-25, /* 0.40000972152 */ variable
74 t1= w*(Lg2+w*Lg4); in logf()
|
| H A D | e_log.c | 74 Lg2 = 3.999999999940941908e-01, /* 3FD99999 9997FA04 */ variable
127 t1= w*(Lg2+w*(Lg4+w*Lg6)); in log()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 4903 unsigned Lg2 = C.countr_zero(); in selectSDiv() local
4909 Register ResultReg = emitASR_ri(VT, VT, Src0Reg, Lg2); in selectSDiv()
4916 int64_t Pow2MinusOne = (1ULL << Lg2) - 1; in selectSDiv()
4945 AArch64_AM::ASR, Lg2); in selectSDiv()
4947 ResultReg = emitASR_ri(VT, VT, SelectReg, Lg2); in selectSDiv()
|
| H A D | AArch64ISelLowering.cpp | 18553 unsigned Lg2 = Divisor.countr_zero(); in BuildSREMPow2() local
18554 if (Lg2 == 0) in BuildSREMPow2()
18559 SDValue Pow2MinusOne = DAG.getConstant((1ULL << Lg2) - 1, DL, VT); in BuildSREMPow2()
18562 if (Lg2 == 1) { in BuildSREMPow2()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 6464 unsigned Lg2 = Divisor.countr_zero(); in buildSDIVPow2WithCMov() local
6470 APInt Lg2Mask = APInt::getLowBitsSet(VT.getSizeInBits(), Lg2); in buildSDIVPow2WithCMov()
6485 DAG.getNode(ISD::SRA, DL, VT, CMov, DAG.getConstant(Lg2, DL, VT)); in buildSDIVPow2WithCMov()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 17481 unsigned Lg2 = (IsNegPow2 ? -Divisor : Divisor).countr_zero(); in BuildSDIVPow2() local
17482 SDValue ShiftAmt = DAG.getConstant(Lg2, DL, VT); in BuildSDIVPow2()
|