/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
H A D | ARMMCCodeEmitter.cpp | 1107 unsigned Reg, Imm8; in getMveAddrModeQOpValue() 1113 Imm8 = 0; in getT2AddrModeImm8s4OpValue() 1123 isAdd = EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm8, Fixups, STI); in getT2AddrModeImm8s4OpValue() 1131 assert(((Imm8 & 0x3) == 0) && "Not a valid immediate!"); in getT2AddrModeImm8s4OpValue() 1132 uint32_t Binary = (Imm8 >> 2) & 0xff; in getT2AddrModeImm8s4OpValue() 1178 unsigned Imm8 = MO1.getImm(); 1179 return (Reg << 8) | Imm8; 1351 uint32_t Imm8 = ARM_AM::getAM3Offset(Imm); in getAddrMode3OffsetOpValue() 1354 Imm8 = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in getAddrMode3OffsetOpValue() 1355 return Imm8 | (isAd in getAddrMode3OffsetOpValue() 1118 unsigned Reg, Imm8; getT2AddrModeImm8s4OpValue() local 1189 unsigned Imm8 = MO1.getImm(); getT2AddrModeImm0_1020s4OpValue() local 1362 uint32_t Imm8 = ARM_AM::getAM3Offset(Imm); getAddrMode3OffsetOpValue() local 1398 uint32_t Imm8 = ARM_AM::getAM3Offset(Imm); getAddrMode3OpValue() local 1455 unsigned Reg, Imm8; getAddrMode5OpValue() local 1495 unsigned Reg, Imm8; getAddrMode5FP16OpValue() local [all...] |
H A D | ARMAddressingModes.h | 546 unsigned Imm8 = getVMOVModImmVal(ModImm); in decodeVMOVModImm() local 551 Val = Imm8; in decodeVMOVModImm() 556 Val = Imm8 << (8 * ByteNum); in decodeVMOVModImm() 561 Val = Imm8 << (8 * ByteNum); in decodeVMOVModImm() 566 Val = (Imm8 << (8 * ByteNum)) | (0xffff >> (8 * (2 - ByteNum))); in decodeVMOVModImm()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86InstrConditionalCompare.td | 21 let ImmT = !if(!eq(op2, i16i8imm), Imm8, 22 !if(!eq(op2, i32i8imm), Imm8, 23 !if(!eq(op2, i64i8imm), Imm8, 24 !if(!eq(op2, i8imm), Imm8,
|
H A D | X86InstrUtils.td | 69 ImmType ImmT = Imm8; 73 ImmType ImmT = Imm8; 77 ImmType ImmT = Imm8; 81 ImmType ImmT = Imm8; 85 ImmType ImmT = Imm8; 158 /// example, i8 -> Imm8, i16 -> Imm16, i32 -> Imm32. Note that i64 -> Imm32 198 def Xi8 : X86TypeInfo<i8, "b", GR8, loadi8, i8mem, Imm8, i8imm, 400 : X86Inst<o, f, Imm8, outs, ins, asm, d> { 571 // PSIi8 - SSE1 instructions with ImmT == Imm8 and PS prefix. 601 // SDIi8 - SSE2 instructions with ImmT == Imm8 and XD prefix. [all …]
|
H A D | X86InstrFormats.td | 90 def Imm8 : ImmType<1>;
|
H A D | X86InstrAVX512.td | 10743 let ExeDomain = DestInfo.ExeDomain, ImmT = Imm8 in { 10769 let ExeDomain = _.ExeDomain, ImmT = Imm8 in
|
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/JITLink/ |
H A D | aarch32.cpp | 109 /// Imm4:Imm1:Imm3:Imm8 -> [ 00000:i:000000:Imm4, 0:Imm3:0000:Imm8 ] 115 uint32_t Imm8 = Value & 0xff; in encodeRegMovtT1MovwT3() 116 return HalfWords{Imm1 << 10 | Imm4, Imm3 << 12 | Imm8}; in encodeRegMovtT1MovwT3() 122 /// [ 00000:i:000000:Imm4, 0:Imm3:0000:Imm8 ] -> Imm4:Imm1:Imm3:Imm8 in decodeRegMovtT1MovwT3() 128 uint32_t Imm8 = Lo & 0xff; 129 uint32_t Imm16 = Imm4 << 12 | Imm1 << 11 | Imm3 << 8 | Imm8; 90 uint32_t Imm8 = Value & 0xff; encodeImmMovtT1MovwT3() local 103 uint32_t Imm8 = Lo & 0xff; decodeImmMovtT1MovwT3() local
|
H A D | ELF_riscv.cpp | 392 uint16_t Imm8 = extractBits(Value, 8, 1) << 12; in applyFixup() local 399 (RawInstr & 0xE383) | Imm8 | Imm4_3 | Imm7_6 | Imm2_1 | Imm5; in applyFixup()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86BaseInfo.h | 768 Imm8 = 1 << ImmShift, enumerator 902 case X86II::Imm8: in getSizeOfImm() 928 case X86II::Imm8: in isImmPCRel() 946 case X86II::Imm8: in isImmSigned()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/MCTargetDesc/ |
H A D | M68kBaseInfo.h | 108 Imm8 = 0xA, enumerator
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
H A D | XtensaOperands.td | 25 def Imm8_AsmOperand : ImmAsmOperand<"Imm8">;
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
H A D | ARMAsmParser.cpp | 8284 unsigned Imm8 = Inst.getOperand(0).getImm(); in validateInstruction() local 8288 if (Imm8 == 0x10 && Pred != ARMCC::AL && hasRAS()) in validateInstruction() 8292 if (Imm8 == 0x14 && Pred != ARMCC::AL) in validateInstruction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMInstrInfo.td | 884 def Imm8AsmOperand: ImmAsmOperand<8,8> { let Name = "Imm8"; }
|