| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ResourcePriorityQueue.cpp | 86 case ISD::INLINEASM: break; in numberRCValPredInSU()
123 case ISD::INLINEASM: break; in numberRCValSuccInSU()
448 case ISD::INLINEASM: in SUSchedulingCost()
551 case ISD::INLINEASM: in initNumRegDefsLeft()
|
| H A D | InstrEmitter.cpp | 1318 case ISD::INLINEASM: in EmitSpecialNode()
1327 : TargetOpcode::INLINEASM; in EmitSpecialNode()
|
| H A D | ScheduleDAGFast.cpp | 480 if (Node->getOpcode() == ISD::INLINEASM || in DelayForLiveRegsBottomUp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64CompressJumpTables.cpp | 74 if (MI.getOpcode() == AArch64::INLINEASM || in computeBlockSize()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVMergeBaseOffset.cpp | 439 case RISCV::INLINEASM: in foldIntoMemoryOps()
519 if (UseMI.getOpcode() == RISCV::INLINEASM || in foldIntoMemoryOps()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVectorPrint.cpp | 95 BuildMI(*MBB, I, DL, QII->get(TargetOpcode::INLINEASM)) in addAsmInstr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSERegisterInfo.cpp | 99 case Mips::INLINEASM: { in getLoadStoreOffsetSizeInBits()
|
| H A D | MipsInstrInfo.cpp | 710 case TargetOpcode::INLINEASM: in getInstSizeInBytes()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430InstrInfo.cpp | 293 case TargetOpcode::INLINEASM: in getInstSizeInBytes()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchMergeBaseOffset.cpp | 639 case LoongArch::INLINEASM: in foldIntoMemoryOps()
743 if (UseMI.getOpcode() == LoongArch::INLINEASM || in foldIntoMemoryOps()
|
| H A D | LoongArchInstrInfo.cpp | 236 if (Opcode == TargetOpcode::INLINEASM || in getInstSizeInBytes()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1204 INLINEASM, enumerator
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | VLIWMachineScheduler.cpp | 125 case TargetOpcode::INLINEASM: in isResourceAvailable()
175 case TargetOpcode::INLINEASM: in reserveResources()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelDAGToDAG.cpp | 337 case ISD::INLINEASM: in Select()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelDAGToDAG.cpp | 112 case ISD::INLINEASM: in INITIALIZE_PASS()
|
| H A D | CSKYInstrInfo.cpp | 613 case TargetOpcode::INLINEASM: { in getInstSizeInBytes()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCombinerHelper.cpp | 94 case TargetOpcode::INLINEASM: in hasSourceMods()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRInstrInfo.cpp | 490 case TargetOpcode::INLINEASM: in getInstSizeInBytes()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InlineAsmLowering.cpp | 299 auto Inst = MIRBuilder.buildInstrNoInsert(TargetOpcode::INLINEASM) in lowerInlineAsm()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VERegisterInfo.cpp | 110 case INLINEASM: in offsetToDisp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyAsmPrinter.cpp | 724 assert(MI->getOpcode() == WebAssembly::INLINEASM); in PrintAsmOperand()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
| H A D | XtensaInstrInfo.cpp | 201 case TargetOpcode::INLINEASM: { // Inline Asm: Variable size. in getInstSizeInBytes()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCVSXSwapRemoval.cpp | 423 case PPC::INLINEASM: in gatherVectorInstructions()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | Thumb2InstrInfo.cpp | 568 if (Opcode == ARM::INLINEASM || Opcode == ARM::INLINEASM_BR) in rewriteT2FrameIndex()
|
| /freebsd/contrib/llvm-project/llvm/lib/Bitcode/Reader/ |
| H A D | BitcodeAnalyzer.cpp | 220 STRINGIFY_CODE(CST_CODE, INLINEASM) in GetCodeName()
|