Home
last modified time | relevance | path

Searched refs:IGC_READ_REG (Results 1 – 7 of 7) sorted by relevance

/freebsd/sys/dev/igc/
H A Digc_mac.c410 IGC_READ_REG(hw, IGC_CRCERRS); in igc_clear_hw_cntrs_base_generic()
411 IGC_READ_REG(hw, IGC_MPC); in igc_clear_hw_cntrs_base_generic()
412 IGC_READ_REG(hw, IGC_SCC); in igc_clear_hw_cntrs_base_generic()
413 IGC_READ_REG(hw, IGC_ECOL); in igc_clear_hw_cntrs_base_generic()
414 IGC_READ_REG(hw, IGC_MCC); in igc_clear_hw_cntrs_base_generic()
415 IGC_READ_REG(hw, IGC_LATECOL); in igc_clear_hw_cntrs_base_generic()
416 IGC_READ_REG(hw, IGC_COLC); in igc_clear_hw_cntrs_base_generic()
417 IGC_READ_REG(hw, IGC_RERC); in igc_clear_hw_cntrs_base_generic()
418 IGC_READ_REG(hw, IGC_DC); in igc_clear_hw_cntrs_base_generic()
419 IGC_READ_REG(hw, IGC_RLEC); in igc_clear_hw_cntrs_base_generic()
[all …]
H A Digc_i225.c28 u32 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_init_nvm_params_i225()
206 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_reset_hw_i225()
223 IGC_READ_REG(hw, IGC_ICR); in igc_reset_hw_i225()
286 swfw_sync = IGC_READ_REG(hw, IGC_SW_FW_SYNC); in igc_acquire_swfw_sync_i225()
329 swfw_sync = IGC_READ_REG(hw, IGC_SW_FW_SYNC); in igc_release_swfw_sync_i225()
352 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_setup_copper_link_i225()
357 phpm_reg = IGC_READ_REG(hw, IGC_I225_PHPM); in igc_setup_copper_link_i225()
381 swsm = IGC_READ_REG(hw, IGC_SWSM); in igc_get_hw_semaphore_i225()
397 swsm = IGC_READ_REG(hw, IGC_SWSM); in igc_get_hw_semaphore_i225()
415 swsm = IGC_READ_REG(hw, IGC_SWSM); in igc_get_hw_semaphore_i225()
[all …]
H A Dif_igc.c343 regs_buff[0] = IGC_READ_REG(hw, IGC_CTRL); in igc_get_regs()
344 regs_buff[1] = IGC_READ_REG(hw, IGC_STATUS); in igc_get_regs()
345 regs_buff[2] = IGC_READ_REG(hw, IGC_CTRL_EXT); in igc_get_regs()
346 regs_buff[3] = IGC_READ_REG(hw, IGC_ICR); in igc_get_regs()
347 regs_buff[4] = IGC_READ_REG(hw, IGC_RCTL); in igc_get_regs()
348 regs_buff[5] = IGC_READ_REG(hw, IGC_RDLEN(0)); in igc_get_regs()
349 regs_buff[6] = IGC_READ_REG(hw, IGC_RDH(0)); in igc_get_regs()
350 regs_buff[7] = IGC_READ_REG(hw, IGC_RDT(0)); in igc_get_regs()
351 regs_buff[8] = IGC_READ_REG(hw, IGC_RXDCTL(0)); in igc_get_regs()
352 regs_buff[9] = IGC_READ_REG(hw, IGC_RDBAL(0)); in igc_get_regs()
[all …]
H A Digc_base.c127 rfctl = IGC_READ_REG(hw, IGC_RFCTL); in igc_rx_fifo_flush_base()
131 if (!(IGC_READ_REG(hw, IGC_MANC) & IGC_MANC_RCV_TCO_EN)) in igc_rx_fifo_flush_base()
136 rxdctl[i] = IGC_READ_REG(hw, IGC_RXDCTL(i)); in igc_rx_fifo_flush_base()
145 rx_enabled |= IGC_READ_REG(hw, IGC_RXDCTL(i)); in igc_rx_fifo_flush_base()
159 rlpml = IGC_READ_REG(hw, IGC_RLPML); in igc_rx_fifo_flush_base()
162 rctl = IGC_READ_REG(hw, IGC_RCTL); in igc_rx_fifo_flush_base()
183 IGC_READ_REG(hw, IGC_ROC); in igc_rx_fifo_flush_base()
184 IGC_READ_REG(hw, IGC_RNBC); in igc_rx_fifo_flush_base()
185 IGC_READ_REG(hw, IGC_MPC); in igc_rx_fifo_flush_base()
H A Digc_nvm.c117 u32 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_shift_out_eec_bits()
166 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_shift_in_eec_bits()
175 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_shift_in_eec_bits()
204 reg = IGC_READ_REG(hw, IGC_EERD); in igc_poll_eerd_eewr_done()
206 reg = IGC_READ_REG(hw, IGC_EEWR); in igc_poll_eerd_eewr_done()
227 u32 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_acquire_nvm_generic()
233 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_acquire_nvm_generic()
239 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_acquire_nvm_generic()
262 u32 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_standby_nvm()
291 eecd = IGC_READ_REG(hw, IGC_EECD); in igc_stop_nvm()
[all …]
H A Digc_phy.c118 manc = IGC_READ_REG(hw, IGC_MANC); in igc_check_reset_block_generic()
195 mdic = IGC_READ_REG(hw, IGC_MDIC); in igc_read_phy_reg_mdic()
255 mdic = IGC_READ_REG(hw, IGC_MDIC); in igc_write_phy_reg_mdic()
602 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_phy_force_speed_duplex_setup()
871 phpm = IGC_READ_REG(hw, IGC_I225_PHPM); in igc_phy_hw_reset_generic()
873 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_phy_hw_reset_generic()
885 phpm = IGC_READ_REG(hw, IGC_I225_PHPM); in igc_phy_hw_reset_generic()
H A Digc_osdep.h79 #define IGC_WRITE_FLUSH(a) IGC_READ_REG(a, IGC_STATUS)
93 #define IGC_READ_REG(hw, reg) \ macro