| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 176 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 221 MacroExpanderResultTy tryExpandInstruction(MCInst &Inst, SMLoc IDLoc, 225 bool expandJalWithRegs(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out, 229 bool Is32BitImm, bool IsAddress, SMLoc IDLoc, 233 MCRegister SrcReg, bool Is32BitSym, SMLoc IDLoc, 236 bool emitPartialAddress(MipsTargetStreamer &TOut, SMLoc IDLoc, MCSymbol *Sym); 238 bool expandLoadImm(MCInst &Inst, bool Is32BitImm, SMLoc IDLoc, 241 bool expandLoadSingleImmToGPR(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out, 243 bool expandLoadSingleImmToFPR(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out, 245 bool expandLoadDoubleImmToGPR(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out, [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/AsmParser/ |
| H A D | XtensaAsmParser.cpp | 52 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 59 bool processInstruction(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out, 394 bool XtensaAsmParser::processInstruction(MCInst &Inst, SMLoc IDLoc, in processInstruction() argument 397 Inst.setLoc(IDLoc); in processInstruction() 416 TmpInst.setLoc(IDLoc); in processInstruction() 424 TS.emitLiteral(Sym, Value, true, IDLoc); in processInstruction() 429 TmpInst.setLoc(IDLoc); in processInstruction() 438 TS.emitLiteral(Sym, Value, true, IDLoc); in processInstruction() 449 bool XtensaAsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 462 processInstruction(Inst, IDLoc, Out, STI); in matchAndEmitInstruction() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/AsmParser/ |
| H A D | LoongArchAsmParser.cpp | 63 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 81 bool processInstruction(MCInst &Inst, SMLoc IDLoc, OperandVector &Operands, 133 SMLoc IDLoc, MCStreamer &Out, bool RelaxHint = false); 136 void emitLoadAddressAbs(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 139 void emitLoadAddressPcrel(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 141 void emitLoadAddressPcrelLarge(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 144 void emitLoadAddressGot(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 146 void emitLoadAddressGotLarge(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 149 void emitLoadAddressTLSLE(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 152 void emitLoadAddressTLSIE(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsTargetStreamer.cpp | 150 int Offset, function_ref<unsigned()> GetATReg, SMLoc IDLoc, in emitDirectiveCpRestore() argument 185 void MipsTargetStreamer::emitR(unsigned Opcode, MCRegister Reg0, SMLoc IDLoc, in emitR() argument 190 TmpInst.setLoc(IDLoc); in emitR() 195 SMLoc IDLoc, const MCSubtargetInfo *STI) { in emitRX() argument 200 TmpInst.setLoc(IDLoc); in emitRX() 205 SMLoc IDLoc, const MCSubtargetInfo *STI) { in emitRI() argument 206 emitRX(Opcode, Reg0, MCOperand::createImm(Imm), IDLoc, STI); in emitRI() 210 MCRegister Reg1, SMLoc IDLoc, in emitRR() argument 212 emitRX(Opcode, Reg0, MCOperand::createReg(Reg1), IDLoc, STI); in emitRR() 216 SMLoc IDLoc, const MCSubtargetInfo *STI) { in emitII() argument [all …]
|
| H A D | MipsTargetStreamer.h | 106 SMLoc IDLoc, const MCSubtargetInfo *STI); 128 void emitR(unsigned Opcode, MCRegister Reg0, SMLoc IDLoc, 130 void emitII(unsigned Opcode, int16_t Imm1, int16_t Imm2, SMLoc IDLoc, 132 void emitRX(unsigned Opcode, MCRegister Reg0, MCOperand Op1, SMLoc IDLoc, 134 void emitRI(unsigned Opcode, MCRegister Reg0, int32_t Imm, SMLoc IDLoc, 136 void emitRR(unsigned Opcode, MCRegister Reg0, MCRegister Reg1, SMLoc IDLoc, 139 SMLoc IDLoc, const MCSubtargetInfo *STI); 141 MCRegister Reg2, SMLoc IDLoc, const MCSubtargetInfo *STI); 143 MCRegister Reg2, MCOperand Op3, SMLoc IDLoc, 146 SMLoc IDLoc, const MCSubtargetInfo *STI); [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/AsmParser/ |
| H A D | RISCVAsmParser.cpp | 107 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 140 unsigned SecondOpcode, SMLoc IDLoc, MCStreamer &Out); 143 void emitLoadLocalAddress(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 146 void emitLoadGlobalAddress(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 149 void emitLoadAddress(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 153 void emitLoadTLSIEAddress(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 157 void emitLoadTLSGDAddress(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 160 void emitLoadStoreSymbol(MCInst &Inst, unsigned Opcode, SMLoc IDLoc, 165 SMLoc IDLoc, MCStreamer &Out); 168 void emitVMSGE(MCInst &Inst, unsigned Opcode, SMLoc IDLoc, MCStreamer &Out); [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/MC/MCParser/ |
| H A D | AsmParser.cpp | 191 SMLoc IDLoc); 1733 SMLoc IDLoc = ID.getLoc(); in parseStatement() local 1738 return parseCppHashLineFilenameComment(IDLoc, in parseStatement() 1747 return Error(IDLoc, "unexpected token at start of statement"); in parseStatement() 1756 return Error(IDLoc, "unexpected token at start of statement"); in parseStatement() 1770 return Error(IDLoc, "unexpected token at start of statement"); in parseStatement() 1793 return parseDirectiveIf(IDLoc, DirKind); in parseStatement() 1795 return parseDirectiveIfb(IDLoc, true); in parseStatement() 1797 return parseDirectiveIfb(IDLoc, false); in parseStatement() 1799 return parseDirectiveIfc(IDLoc, true); in parseStatement() [all …]
|
| H A D | MasmParser.cpp | 1841 SMLoc IDLoc = ID.getLoc(); in parseStatement() local 1844 return parseCppHashLineFilenameComment(IDLoc); in parseStatement() 1854 return Error(IDLoc, "unexpected token at start of statement"); in parseStatement() 1858 return Error(IDLoc, "unexpected token at start of statement"); in parseStatement() 1876 return parseDirectiveIf(IDLoc, DirKind); in parseStatement() 1878 return parseDirectiveIfb(IDLoc, true); in parseStatement() 1880 return parseDirectiveIfb(IDLoc, false); in parseStatement() 1882 return parseDirectiveIfdef(IDLoc, true); in parseStatement() 1884 return parseDirectiveIfdef(IDLoc, false); in parseStatement() 1886 return parseDirectiveIfidn(IDLoc, /*ExpectEqual=*/false, in parseStatement() [all …]
|
| H A D | DarwinAsmParser.cpp | 580 SMLoc IDLoc) { in parseDirectiveDumpOrLoad() argument 595 return Warning(IDLoc, "ignoring directive .dump for now"); in parseDirectiveDumpOrLoad() 597 return Warning(IDLoc, "ignoring directive .load for now"); in parseDirectiveDumpOrLoad() 751 bool DarwinAsmParser::parseDirectiveSecureLogUnique(StringRef, SMLoc IDLoc) { in parseDirectiveSecureLogUnique() argument 757 return Error(IDLoc, ".secure_log_unique specified multiple times"); in parseDirectiveSecureLogUnique() 762 return Error(IDLoc, ".secure_log_unique used but AS_SECURE_LOG_FILE " in parseDirectiveSecureLogUnique() 772 return Error(IDLoc, Twine("can't open secure log file: ") + in parseDirectiveSecureLogUnique() 779 unsigned CurBuf = getSourceManager().FindBufferContainingLoc(IDLoc); in parseDirectiveSecureLogUnique() 781 << ":" << getSourceManager().FindLineNumber(IDLoc, CurBuf) << ":" in parseDirectiveSecureLogUnique() 791 bool DarwinAsmParser::parseDirectiveSecureLogReset(StringRef, SMLoc IDLoc) { in parseDirectiveSecureLogReset() argument [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/AsmParser/ |
| H A D | CSKYAsmParser.cpp | 70 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 89 bool processInstruction(MCInst &Inst, SMLoc IDLoc, OperandVector &Operands, 91 bool processLRW(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 92 bool processJSRI(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 93 bool processJMPI(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out); 659 bool CSKYAsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 673 return processInstruction(Inst, IDLoc, Operands, Out); in matchAndEmitInstruction() 684 return Error(IDLoc, Msg); in matchAndEmitInstruction() 690 return Error(IDLoc, "unrecognized instruction mnemonic" + Suggestion); in matchAndEmitInstruction() 694 SMLoc ErrorLoc = IDLoc; in matchAndEmitInstruction() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/ |
| H A D | HexagonAsmParser.cpp | 133 bool finishBundle(SMLoc IDLoc, MCStreamer &Out); 135 bool matchOneInstruction(MCInst &MCB, SMLoc IDLoc, 139 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 146 bool OutOfRange(SMLoc IDLoc, long long Val, long long Max); 148 SMLoc IDLoc); 474 bool HexagonAsmParser::finishBundle(SMLoc IDLoc, MCStreamer &Out) { in finishBundle() argument 479 MCB.setLoc(IDLoc); in finishBundle() 518 auto IDLoc = Parser.getTok().getLoc(); in matchBundleOptions() local 530 return getParser().Error(IDLoc, MemNoShuffMsg); in matchBundleOptions() 534 return getParser().Error(IDLoc, llvm::Twine("'") + Option + in matchBundleOptions() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/BPF/AsmParser/ |
| H A D | BPFAsmParser.cpp | 37 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 310 bool BPFAsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 318 return Error(IDLoc, "additional inst constraint not met"); in matchAndEmitInstruction() 324 Inst.setLoc(IDLoc); in matchAndEmitInstruction() 328 return Error(IDLoc, "instruction use requires an option to be enabled"); in matchAndEmitInstruction() 330 return Error(IDLoc, "unrecognized instruction mnemonic"); in matchAndEmitInstruction() 332 ErrorLoc = IDLoc; in matchAndEmitInstruction() 341 ErrorLoc = IDLoc; in matchAndEmitInstruction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/AsmParser/ |
| H A D | SparcAsmParser.cpp | 74 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 131 bool expandSET(MCInst &Inst, SMLoc IDLoc, 134 bool expandSETSW(MCInst &Inst, SMLoc IDLoc, 137 bool expandSETX(MCInst &Inst, SMLoc IDLoc, 668 bool SparcAsmParser::expandSET(MCInst &Inst, SMLoc IDLoc, in expandSET() argument 681 return Error(IDLoc, in expandSET() 707 TmpInst.setLoc(IDLoc); in expandSET() 732 TmpInst.setLoc(IDLoc); in expandSET() 742 bool SparcAsmParser::expandSETSW(MCInst &Inst, SMLoc IDLoc, in expandSETSW() argument 761 return Error(IDLoc, in expandSETSW() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/AsmParser/ |
| H A D | WebAssemblyAsmParser.cpp | 1150 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned & /*Opcode*/, in matchAndEmitInstruction() argument 1155 Inst.setLoc(IDLoc); in matchAndEmitInstruction() 1180 TC.typeCheck(IDLoc, Inst, Operands); in matchAndEmitInstruction() 1183 onEndOfFunction(IDLoc); in matchAndEmitInstruction() 1197 return Parser.Error(IDLoc, Message); in matchAndEmitInstruction() 1200 return Parser.Error(IDLoc, "invalid instruction"); in matchAndEmitInstruction() 1202 return Parser.Error(IDLoc, "ambiguous instruction"); in matchAndEmitInstruction() 1205 SMLoc ErrorLoc = IDLoc; in matchAndEmitInstruction() 1208 return Parser.Error(IDLoc, "too few operands for instruction"); in matchAndEmitInstruction() 1211 ErrorLoc = IDLoc; in matchAndEmitInstruction() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
| H A D | X86AsmParser.cpp | 1219 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 1224 void MatchFPUWaitAlias(SMLoc IDLoc, X86Operand &Op, OperandVector &Operands, 1227 bool ErrorMissingFeature(SMLoc IDLoc, const FeatureBitset &MissingFeatures, 1230 bool matchAndEmitATTInstruction(SMLoc IDLoc, unsigned &Opcode, MCInst &Inst, 1234 bool matchAndEmitIntelInstruction(SMLoc IDLoc, unsigned &Opcode, MCInst &Inst, 4146 bool X86AsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 4154 MatchFPUWaitAlias(IDLoc, static_cast<X86Operand &>(*Operands[0]), Operands, in matchAndEmitInstruction() 4185 ? matchAndEmitIntelInstruction(IDLoc, Opcode, Inst, Operands, Out, in matchAndEmitInstruction() 4187 : matchAndEmitATTInstruction(IDLoc, Opcode, Inst, Operands, Out, in matchAndEmitInstruction() 4191 void X86AsmParser::MatchFPUWaitAlias(SMLoc IDLoc, X86Operand &Op, in MatchFPUWaitAlias() argument [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/AsmParser/ |
| H A D | SystemZAsmParser.cpp | 524 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 1588 bool SystemZAsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 1603 Inst.setLoc(IDLoc); in matchAndEmitInstruction() 1618 return Error(IDLoc, Msg); in matchAndEmitInstruction() 1622 SMLoc ErrorLoc = IDLoc; in matchAndEmitInstruction() 1625 return Error(IDLoc, "too few operands for instruction"); in matchAndEmitInstruction() 1629 ErrorLoc = IDLoc; in matchAndEmitInstruction() 1638 return Error(IDLoc, "invalid instruction" + Suggestion, in matchAndEmitInstruction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/AsmParser/ |
| H A D | VEAsmParser.cpp | 52 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 773 bool VEAsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 782 Inst.setLoc(IDLoc); in matchAndEmitInstruction() 787 return Error(IDLoc, in matchAndEmitInstruction() 791 SMLoc ErrorLoc = IDLoc; in matchAndEmitInstruction() 794 return Error(IDLoc, "too few operands for instruction"); in matchAndEmitInstruction() 798 ErrorLoc = IDLoc; in matchAndEmitInstruction() 804 return Error(IDLoc, "invalid instruction mnemonic"); in matchAndEmitInstruction()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/MC/MCParser/ |
| H A D | MCTargetAsmParser.h | 469 virtual bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 523 virtual void doBeforeLabelEmit(MCSymbol *Symbol, SMLoc IDLoc) {} in doBeforeLabelEmit() argument
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/AsmParser/ |
| H A D | PPCAsmParser.cpp | 127 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 1271 bool PPCAsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 1281 return Error(IDLoc, "invalid operand for instruction"); in matchAndEmitInstruction() 1284 Inst.setLoc(IDLoc); in matchAndEmitInstruction() 1288 return Error(IDLoc, "instruction use requires an option to be enabled"); in matchAndEmitInstruction() 1293 return Error(IDLoc, "invalid instruction" + Suggestion, in matchAndEmitInstruction() 1297 SMLoc ErrorLoc = IDLoc; in matchAndEmitInstruction() 1300 return Error(IDLoc, "too few operands for instruction"); in matchAndEmitInstruction() 1303 if (ErrorLoc == SMLoc()) ErrorLoc = IDLoc; in matchAndEmitInstruction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 1650 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 1807 bool validateInstruction(const MCInst &Inst, const SMLoc &IDLoc, const OperandVector &Operands); 1824 bool validateMIMGDataSize(const MCInst &Inst, const SMLoc &IDLoc); 1825 bool validateMIMGAddrSize(const MCInst &Inst, const SMLoc &IDLoc); 1847 const SMLoc &IDLoc); 1862 bool checkUnsupportedInstruction(StringRef Name, const SMLoc &IDLoc); 4119 const SMLoc &IDLoc) { in validateMIMGDataSize() argument 4162 Error(IDLoc, Twine("image data size does not match ") + Modifiers); in validateMIMGDataSize() 4167 const SMLoc &IDLoc) { in validateMIMGAddrSize() argument 4194 Error(IDLoc, "image address size does not match a16"); in validateMIMGAddrSize() [all …]
|
| /freebsd/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaSwift.cpp | 297 IdentifierLoc *IDLoc = AL.getArgAsIdent(0); in handleAsyncError() local 300 IDLoc->getIdentifierInfo()->getName(), ConvKind)) { in handleAsyncError() 302 << AL << IDLoc->getIdentifierInfo(); in handleAsyncError()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 239 bool validateInstruction(MCInst &Inst, SMLoc &IDLoc, 242 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 5393 bool AArch64AsmParser::validateInstruction(MCInst &Inst, SMLoc &IDLoc, in validateInstruction() argument 5415 return Error(IDLoc, "instruction is unpredictable when following a" in validateInstruction() 5448 return Error(IDLoc, "instruction is unpredictable when following a" in validateInstruction() 5453 return Error(IDLoc, "instruction is unpredictable when following a" in validateInstruction() 5458 return Error(IDLoc, "instruction is unpredictable when following a" in validateInstruction() 5481 Warning(IDLoc, "register " + Twine(RI->getName(Reg)) + in validateInstruction() 6396 bool AArch64AsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 6625 Warning(IDLoc, "instruction movi.2d with immediate #0 may not function" in matchAndEmitInstruction() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/AsmParser/ |
| H A D | MSP430AsmParser.cpp | 43 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
| H A D | ARMAsmParser.cpp | 729 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, 747 SMLoc IDLoc, OperandVector &Operands); 748 void ReportNearMisses(SmallVectorImpl<NearMissInfo> &NearMisses, SMLoc IDLoc, 751 void doBeforeLabelEmit(MCSymbol *Symbol, SMLoc IDLoc) override; 11443 bool ARMAsmParser::matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode, in matchAndEmitInstruction() argument 11496 Inst.setLoc(IDLoc); in matchAndEmitInstruction() 11506 ReportNearMisses(NearMisses, IDLoc, Operands); in matchAndEmitInstruction() 11512 return Error(IDLoc, "invalid instruction" + Suggestion, in matchAndEmitInstruction() 11678 void ARMAsmParser::doBeforeLabelEmit(MCSymbol *Symbol, SMLoc IDLoc) { in doBeforeLabelEmit() argument 12771 SMLoc IDLoc, OperandVector &Operands) { in FilterNearMisses() argument [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/AsmParser/ |
| H A D | AVRAsmParser.cpp | 53 bool matchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode,
|