Home
last modified time | relevance | path

Searched refs:FPR (Results 1 – 25 of 54) sorted by relevance

123

/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64GenRegisterBankInfo.def16 // 0: FPR 16-bit value.
18 // 1: FPR 32-bit value.
20 // 2: FPR 64-bit value.
22 // 3: FPR 128-bit value.
24 // 4: FPR 256-bit value.
26 // 5: FPR 512-bit value.
43 // 1: FPR 16-bit value. <-- This must match First3OpsIdx.
47 // 4: FPR 32-bit value. <-- This must match First3OpsIdx.
51 // 7: FPR 64-bit value.
55 // 10: FPR 128-bit value.
[all …]
H A DAArch64RegisterBanks.td16 def FPRRegBank : RegisterBank<"FPR", [QQQQ, ZPR]>;
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaInstrInfo.td1024 : RRR_Inst<0x00, oper1, oper2, (outs FPR:$r), (ins FPR:$s, FPR:$t),
1026 [(set FPR:$r, (opNode FPR:$s, FPR:$t))]> {
1038 def LSI : RRI8_Inst<0x03, (outs FPR:$t), (ins mem32:$addr),
1047 def LSIP : RRI8_Inst<0x03, (outs FPR:$t), (ins mem32:$addr),
1056 def LSX : RRR_Inst<0x00, 0x08, 0x00, (outs), (ins FPR:$r, AR:$s, AR:$t),
1059 def LSXP : RRR_Inst<0x00, 0x08, 0x01, (outs), (ins FPR:$r, AR:$s, AR:$t),
1067 def SSI : RRI8_Inst<0x03, (outs), (ins FPR:$t, mem32:$addr),
1076 def SSIP : RRI8_Inst<0x03, (outs), (ins FPR:$t, mem32:$addr),
1085 def SSX: RRR_Inst<0x00, 0x08, 0x04, (outs), (ins FPR:$r, AR:$s, AR:$t),
1088 def SSXP: RRR_Inst<0x00, 0x08, 0x05, (outs), (ins FPR:$r, AR:$s, AR:$t),
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64RegisterBankInfo.cpp135 CHECK_VALUEMAP(FPR, 16); in AArch64RegisterBankInfo()
136 CHECK_VALUEMAP(FPR, 32); in AArch64RegisterBankInfo()
137 CHECK_VALUEMAP(FPR, 64); in AArch64RegisterBankInfo()
138 CHECK_VALUEMAP(FPR, 128); in AArch64RegisterBankInfo()
139 CHECK_VALUEMAP(FPR, 256); in AArch64RegisterBankInfo()
140 CHECK_VALUEMAP(FPR, 512); in AArch64RegisterBankInfo()
154 CHECK_VALUEMAP_3OPS(FPR, 32); in AArch64RegisterBankInfo()
155 CHECK_VALUEMAP_3OPS(FPR, 64); in AArch64RegisterBankInfo()
156 CHECK_VALUEMAP_3OPS(FPR, 128); in AArch64RegisterBankInfo()
157 CHECK_VALUEMAP_3OPS(FPR, 256); in AArch64RegisterBankInfo()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCGenRegisterBankInfo.def21 // 2: FPR 32-bit value
23 // 3: FPR 64-bit value
54 // 7: FPR 32-bit value.
58 // 10: FPR 64-bit value.
83 PMI_FPR64, // FPR
H A DPPCRegisterInfo.td59 // FPR - One of the 32 64-bit floating-point registers
60 class FPR<bits<5> num, string n> : PPCReg<n> {
68 let SubRegs = [!cast<FPR>("F"#EvenIndex), !cast<FPR>("F"#!add(EvenIndex, 1))];
90 class VSRL<FPR SubReg, FPR SubRegH, string n> : PPCReg<n> {
155 def F#Index : FPR<Index, "f"#Index>,
165 def FH#Index : FPR<-1, "">;
197 def VSL#Index : VSRL<!cast<FPR>("F"#Index), !cast<FPR>("FH"#Index), "vs"#Index>,
198 DwarfRegAlias<!cast<FPR>("F"#Index)>;
/freebsd/contrib/llvm-project/lldb/source/Plugins/Process/Utility/
H A DRegisterInfoPOSIX_loongarch64.cpp24 sizeof(RegisterInfoPOSIX_loongarch64::FPR))
27 sizeof(RegisterInfoPOSIX_loongarch64::FPR) + \
32 sizeof(RegisterInfoPOSIX_loongarch64::FPR) + \
184 return sizeof(struct RegisterInfoPOSIX_loongarch64::FPR); in GetFPRSize()
H A DRegisterInfoPOSIX_riscv32.cpp22 sizeof(RegisterInfoPOSIX_riscv32::FPR))
115 return sizeof(struct RegisterInfoPOSIX_riscv32::FPR); in GetFPRSize()
H A DRegisterInfos_ppc64le.h15 #define FPR_OFFSET(regname) (offsetof(FPR, regname) + sizeof(GPR))
16 #define VMX_OFFSET(regname) (offsetof(VMX, regname) + sizeof(GPR) + sizeof(FPR))
18 (offsetof(VSX, regname) + sizeof(GPR) + sizeof(FPR) + sizeof(VMX))
353 } FPR; typedef
H A DRegisterContextPOSIX_riscv64.h53 size_t GetFPRSize() { return sizeof(RegisterInfoPOSIX_riscv64::FPR); } in GetFPRSize()
H A DRegisterInfoPOSIX_riscv32.h40 struct FPR { struct
H A DRegisterContextPOSIX_riscv32.h53 size_t GetFPRSize() { return sizeof(RegisterInfoPOSIX_riscv32::FPR); } in GetFPRSize()
H A DRegisterInfos_i386.h28 LLVM_EXTENSION offsetof(FPR, fxsave) + \
34 LLVM_EXTENSION offsetof(FPR, xsave) + \
39 LLVM_EXTENSION offsetof(FPR, xsave) + \
H A DRegisterContextPOSIX_loongarch64.h57 size_t GetFPRSize() { return sizeof(RegisterInfoPOSIX_loongarch64::FPR); } in GetFPRSize()
H A DRegisterInfoPOSIX_riscv64.h35 struct FPR { struct
H A DRegisterInfoPOSIX_loongarch64.h42 struct FPR { struct
H A DRegisterContextOpenBSD_x86_64.cpp55 FPR fpr;
H A DRegisterInfos_powerpc.h13 #define FPR_OFFSET(regname) (sizeof(GPR) + offsetof(FPR, regname))
14 #define VMX_OFFSET(regname) (sizeof(GPR) + sizeof(FPR) + offsetof(VMX, regname))
H A DRegisterInfos_x86_64.h18 LLVM_EXTENSION offsetof(FPR, fxsave) + \
25 LLVM_EXTENSION offsetof(FPR, xsave) + \
33 LLVM_EXTENSION offsetof(FPR, xsave) + \
38 LLVM_EXTENSION offsetof(FPR, xsave) + \
H A DRegisterInfos_x86_64_with_base.h17 // Computes the offset of the given FPR in the extended data area.
20 LLVM_EXTENSION offsetof(FPR, fxsave) + \
27 LLVM_EXTENSION offsetof(FPR, xsave) + \
35 LLVM_EXTENSION offsetof(FPR, xsave) + \
40 LLVM_EXTENSION offsetof(FPR, xsave) + \
45 // Number of bytes needed to represent a FPR.
H A DRegisterContextFreeBSD_x86_64.cpp58 FPR fpr;
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZMachineFunctionInfo.h87 void setVarArgsFirstFPR(Register FPR) { VarArgsFirstFPR = FPR; } in setVarArgsFirstFPR() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/
H A DPPCRegisterBanks.td17 def FPRRegBank : RegisterBank<"FPR", [VSSRC]>;
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsRegisterInfo.td50 class FPR<bits<16> Enc, string n> : MipsReg<Enc, n>;
158 def F#I : FPR<I, "f"#I>, DwarfRegNum<[!add(I, 32)]>;
162 def F_HI#I : FPR<I, "f"#I>, DwarfRegNum<[!add(I, 32)]>;
168 [!cast<FPR>("F"#!shl(I, 1)),
169 !cast<FPR>("F"#!add(!shl(I, 1), 1))]>;
173 def D#I#_64 : AFPR64<I, "f"#I, [!cast<FPR>("F"#I), !cast<FPR>("F_HI"#I)]>,
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchFloat32InstrInfo.td324 // GPR -> FPR
326 // FPR -> GPR
343 // GPR -> FPR
345 // FPR -> GPR

123