Home
last modified time | relevance | path

Searched refs:ExtVal (Results 1 – 18 of 18) sorted by relevance

/freebsd/contrib/llvm-project/llvm/include/llvm/ADT/
H A DAPFixedPoint.h215 APSInt ExtVal =
218 return -((-ExtVal).relativeShl(getLsbWeight()));
219 return ExtVal.relativeShl(getLsbWeight());
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DInlineAsmLowering.cpp640 int64_t ExtVal = IsBool ? CI->getZExtValue() : CI->getSExtValue(); in lowerAsmOperandForConstraint() local
641 Ops.push_back(MachineOperand::CreateImm(ExtVal)); in lowerAsmOperandForConstraint()
H A DLegalizerHelper.cpp3682 auto ExtVal = MIRBuilder.buildAnyExtOrTrunc(NewSrcTy, SrcReg); in lowerStore() local
3686 auto SmallVal = MIRBuilder.buildLShr(NewSrcTy, ExtVal, ShiftAmt); in lowerStore()
3699 MIRBuilder.buildStore(ExtVal, PtrReg, *LargeMMO); in lowerStore()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.h77 bool isVectorLoadExtDesirable(SDValue ExtVal) const override;
H A DWebAssemblyISelLowering.cpp820 bool WebAssemblyTargetLowering::isVectorLoadExtDesirable(SDValue ExtVal) const { in isVectorLoadExtDesirable()
821 EVT ExtT = ExtVal.getValueType(); in isVectorLoadExtDesirable()
822 EVT MemT = cast<LoadSDNode>(ExtVal->getOperand(0))->getValueType(0); in isVectorLoadExtDesirable()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DCodeGenPrepare.cpp2485 ZExtInst *ExtVal = dyn_cast<ZExtInst>(CI->getArgOperand(0)); in optimizeCallInst() local
2486 if (!ExtVal || !ExtVal->hasOneUse() || in optimizeCallInst()
2487 ExtVal->getParent() == CI->getParent()) in optimizeCallInst()
2490 ExtVal->moveBefore(CI); in optimizeCallInst()
2493 InsertedInsts.insert(ExtVal); in optimizeCallInst()
4648 Value *ExtVal = SExt; in promoteOperandForTruncAndAnyExt() local
4658 ExtVal = ZExt; in promoteOperandForTruncAndAnyExt()
4671 Instruction *ExtInst = dyn_cast<Instruction>(ExtVal); in promoteOperandForTruncAndAnyExt()
4678 return ExtVal; in promoteOperandForTruncAndAnyExt()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.h469 bool isVectorLoadExtDesirable(SDValue ExtVal) const override;
H A DARMISelLowering.cpp19420 bool ARMTargetLowering::isVectorLoadExtDesirable(SDValue ExtVal) const { in isVectorLoadExtDesirable()
19421 EVT VT = ExtVal.getValueType(); in isVectorLoadExtDesirable()
19426 if (auto *Ld = dyn_cast<MaskedLoadSDNode>(ExtVal.getOperand(0))) { in isVectorLoadExtDesirable()
19438 if (ExtVal->use_empty() || in isVectorLoadExtDesirable()
19439 !ExtVal->use_begin()->isOnlyUserOf(ExtVal.getNode())) in isVectorLoadExtDesirable()
19442 SDNode *U = *ExtVal->use_begin(); in isVectorLoadExtDesirable()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelDAGToDAG.cpp2388 SDValue ExtVal = CurDAG->getConstant(Offset, DL, VT); in matchIndexRecursively() local
2389 SDValue ExtAdd = CurDAG->getNode(ISD::ADD, DL, VT, ExtSrc, ExtVal); in matchIndexRecursively()
2391 insertDAGNode(*CurDAG, N, ExtVal); in matchIndexRecursively()
2438 SDValue ExtVal = CurDAG->getConstant(Offset, DL, VT); in matchIndexRecursively() local
2439 SDValue ExtAdd = CurDAG->getNode(SrcOpc, DL, VT, ExtSrc, ExtVal); in matchIndexRecursively()
2441 insertDAGNode(*CurDAG, N, ExtVal); in matchIndexRecursively()
H A DX86ISelLowering.cpp34326 bool X86TargetLowering::isVectorLoadExtDesirable(SDValue ExtVal) const { in isVectorLoadExtDesirable()
34327 if (isa<MaskedLoadSDNode>(ExtVal.getOperand(0))) in isVectorLoadExtDesirable()
34330 EVT SrcVT = ExtVal.getOperand(0).getValueType(); in isVectorLoadExtDesirable()
58669 int64_t ExtVal = ExtOpc == ISD::ZERO_EXTEND ? CST->getZExtValue() in LowerAsmOperandForConstraint() local
58671 Result = DAG.getTargetConstant(ExtVal, SDLoc(Op), MVT::i64); in LowerAsmOperandForConstraint()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h1299 bool isVectorLoadExtDesirable(SDValue ExtVal) const override;
H A DAArch64ISelLowering.cpp6110 bool AArch64TargetLowering::isVectorLoadExtDesirable(SDValue ExtVal) const { in isVectorLoadExtDesirable()
6111 EVT ExtVT = ExtVal.getValueType(); in isVectorLoadExtDesirable()
6120 if (auto *Ld = dyn_cast<MaskedLoadSDNode>(ExtVal->getOperand(0))) { in isVectorLoadExtDesirable()
18903 uint64_t ExtVal = C->getZExtValue(); in performSVEAndCombine() local
18905 auto MaskAndTypeMatch = [ExtVal](EVT VT) -> bool { in performSVEAndCombine()
18906 return ((ExtVal == 0xFF && VT == MVT::i8) || in performSVEAndCombine()
18907 (ExtVal == 0xFFFF && VT == MVT::i16) || in performSVEAndCombine()
18908 (ExtVal == 0xFFFFFFFF && VT == MVT::i32)); in performSVEAndCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp3068 SDValue ExtVal = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, EltVT, Val, in LowerSTOREVector() local
3071 ExtVal = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i16, ExtVal); in LowerSTOREVector()
3072 Ops.push_back(ExtVal); in LowerSTOREVector()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h3203 virtual bool isVectorLoadExtDesirable(SDValue ExtVal) const { return false; } in isVectorLoadExtDesirable() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelDAGToDAG.cpp2141 SDValue ExtVal = SDValue(CurDAG->getMachineNode(PPC::INSERT_SUBREG, dl, in ExtendToInt64() local
2144 return ExtVal; in ExtendToInt64()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp5573 int64_t ExtVal = in LowerAsmOperandForConstraint() local
5576 DAG.getTargetConstant(Offset + ExtVal, SDLoc(C), MVT::i64)); in LowerAsmOperandForConstraint()
H A DDAGCombiner.cpp14964 SDValue ExtVal = N0.getOperand(1); in visitTRUNCATE() local
14965 EVT ExtVT = cast<VTSDNode>(ExtVal)->getVT(); in visitTRUNCATE()
14968 return DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, VT, TrX, ExtVal); in visitTRUNCATE()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp7259 SDValue ExtVal = DAG.getNode(ISD::BITCAST, SL, IntVT, in lowerINSERT_VECTOR_ELT() local
7263 SDValue LHS = DAG.getNode(ISD::AND, SL, IntVT, BFM, ExtVal); in lowerINSERT_VECTOR_ELT()