Home
last modified time | relevance | path

Searched refs:ExtTy (Results 1 – 25 of 31) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVUtils.h162 inline bool isTypedPointerWrapper(TargetExtType *ExtTy) { in isTypedPointerWrapper() argument
163 return ExtTy->getName() == TYPED_PTR_TARGET_EXT_NAME && in isTypedPointerWrapper()
164 ExtTy->getNumIntParameters() == 1 && in isTypedPointerWrapper()
165 ExtTy->getNumTypeParameters() == 1; in isTypedPointerWrapper()
169 if (auto *ExtTy = dyn_cast<TargetExtType>(Ty)) { in applyWrappers() local
170 if (isTypedPointerWrapper(ExtTy)) in applyWrappers()
171 return TypedPointerType::get(applyWrappers(ExtTy->getTypeParameter(0)), in applyWrappers()
172 ExtTy->getIntParameter(0)); in applyWrappers()
185 else if (auto *ExtTy = dyn_cast<TargetExtType>(Ty)) in getPointeeType() local
186 if (isTypedPointerWrapper(ExtTy)) in getPointeeType()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTypePromotion.cpp112 IntegerType *ExtTy = nullptr; member in __anonab9dbb3d0111::IRPromoter
131 ExtTy = IntegerType::get(Ctx, PromotedWidth); in IRPromoter()
440 assert(V->getType() != ExtTy && "zext already extends to i32"); in ExtendSources()
446 Value *ZExt = Builder.CreateZExt(V, ExtTy); in ExtendSources()
489 if ((Op->getType() == ExtTy) || !isa<IntegerType>(Op->getType())) in PromoteTree()
512 I->setOperand(i, ConstantInt::get(ExtTy, 0)); in PromoteTree()
517 I->mutateType(ExtTy); in PromoteTree()
602 if (ZExt->getDestTy() != ExtTy) in Cleanup()
617 assert(Trunc->getOperand(0)->getType() == ExtTy && in Cleanup()
646 if (SrcTy->getBitWidth() > ExtTy->getBitWidth()) in ConvertTruncs()
[all …]
H A DCodeGenPrepare.cpp4379 ExtType ExtTy = IsSExt ? SignExtension : ZeroExtension; in addPromotedInst() local
4384 if (It->second.getInt() == ExtTy) in addPromotedInst()
4390 ExtTy = BothExtension; in addPromotedInst()
4392 PromotedInsts[ExtOpnd] = TypeIsSExt(ExtOpnd->getType(), ExtTy); in addPromotedInst()
4401 ExtType ExtTy = IsSExt ? SignExtension : ZeroExtension; in getOrigType() local
4403 if (It != PromotedInsts.end() && It->second.getInt() == ExtTy) in getOrigType()
4613 Type *ExtTy = Ext->getType(); in getAction() local
4618 if (!ExtOpnd || !canGetThrough(ExtOpnd, ExtTy, PromotedInsts, IsSExt)) in getAction()
4635 if (!ExtOpnd->hasOneUse() && !TLI.isTruncateFree(ExtTy, ExtOpnd->getType())) in getAction()
6035 Type *ExtTy = FirstUser->getType(); in hasSameExtUse() local
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DBasicTTIImpl.h2192 Type *ExtTy = RetTy->getWithNewBitWidth(ExtSize); in getTypeBasedIntrinsicInstrCost() local
2199 Cost += 2 * thisT()->getCastInstrCost(ExtOp, ExtTy, RetTy, CCH, CostKind); in getTypeBasedIntrinsicInstrCost()
2201 thisT()->getArithmeticInstrCost(Instruction::Mul, ExtTy, CostKind); in getTypeBasedIntrinsicInstrCost()
2202 Cost += 2 * thisT()->getCastInstrCost(Instruction::Trunc, RetTy, ExtTy, in getTypeBasedIntrinsicInstrCost()
2258 Type *ExtTy = MulTy->getWithNewBitWidth(ExtSize); in getTypeBasedIntrinsicInstrCost() local
2265 Cost += 2 * thisT()->getCastInstrCost(ExtOp, ExtTy, MulTy, CCH, CostKind); in getTypeBasedIntrinsicInstrCost()
2267 thisT()->getArithmeticInstrCost(Instruction::Mul, ExtTy, CostKind); in getTypeBasedIntrinsicInstrCost()
2268 Cost += 2 * thisT()->getCastInstrCost(Instruction::Trunc, MulTy, ExtTy, in getTypeBasedIntrinsicInstrCost()
2270 Cost += thisT()->getArithmeticInstrCost(Instruction::LShr, ExtTy, in getTypeBasedIntrinsicInstrCost()
2620 VectorType *ExtTy = VectorType::get(ResTy, Ty); in getExtendedReductionCost() local
[all …]
H A DSelectionDAGNodes.h568 uint16_t ExtTy : 2; // enum ISD::LoadExtType
1507 LoadSDNodeBits.ExtTy = ETy;
1512 return static_cast<ISD::LoadExtType>(LoadSDNodeBits.ExtTy);
2437 LoadSDNodeBits.ExtTy = ETy;
2446 return static_cast<ISD::LoadExtType>(LoadSDNodeBits.ExtTy);
2576 LoadSDNodeBits.ExtTy = ETy;
2581 return static_cast<ISD::LoadExtType>(LoadSDNodeBits.ExtTy);
2605 LoadSDNodeBits.ExtTy = ETy;
2610 return static_cast<ISD::LoadExtType>(LoadSDNodeBits.ExtTy);
2748 LoadSDNodeBits.ExtTy = ETy;
[all …]
H A DSelectionDAG.h1547 ISD::MemIndexType IndexType, ISD::LoadExtType ExtTy);
H A DTargetLowering.h1798 virtual bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, in shouldReduceLoadWidth() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.h136 bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, in shouldReduceLoadWidth() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64LegalizerInfo.cpp1625 LLT MidTy, ExtTy; in legalizeIntrinsic() local
1628 ExtTy = LLT::scalar(32); in legalizeIntrinsic()
1631 ExtTy = LLT::scalar(64); in legalizeIntrinsic()
1638 Register ExtReg = MIB.buildInstr(AArch64::G_EXTRACT_VECTOR_ELT, {ExtTy}, in legalizeIntrinsic()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp541 auto *ExtTy = FixedVectorType::getExtendedElementVectorType(ArgTy); in simplifyX86pmulh() local
542 Value *LHS = Builder.CreateCast(Cast, Arg0, ExtTy); in simplifyX86pmulh()
543 Value *RHS = Builder.CreateCast(Cast, Arg1, ExtTy); in simplifyX86pmulh()
549 auto *RndEltTy = IntegerType::get(ExtTy->getContext(), 18); in simplifyX86pmulh()
550 auto *RndTy = FixedVectorType::get(RndEltTy, ExtTy); in simplifyX86pmulh()
H A DX86ISelLowering.h1428 bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy,
H A DX86InstrSSE.td5056 multiclass SS41I_pmovx_avx2_patterns<string OpcPrefix, string ExtTy,
5080 def : Pat<(v16i16 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)),
5088 def : Pat<(v8i32 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)),
5090 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)),
5093 def : Pat<(v8i32 (!cast<PatFrag>(ExtTy#"extloadvi16") addr:$src)),
5095 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi16") addr:$src)),
5098 def : Pat<(v4i64 (!cast<PatFrag>(ExtTy#"extloadvi32") addr:$src)),
5135 multiclass SS41I_pmovx_patterns<string OpcPrefix, string ExtTy,
5156 def : Pat<(v8i16 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)),
5160 def : Pat<(v4i32 (!cast<PatFrag>(ExtTy#"extloadvi8") addr:$src)),
[all …]
H A DX86InstrAVX512.td9997 SDNode OpNode, SDNode InVecNode, string ExtTy,
9999 PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> {
10017 SDNode OpNode, SDNode InVecNode, string ExtTy,
10019 PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> {
10037 SDNode InVecNode, string ExtTy,
10039 PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi8")> {
10057 SDNode OpNode, SDNode InVecNode, string ExtTy,
10059 PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi16")> {
10077 SDNode OpNode, SDNode InVecNode, string ExtTy,
10079 PatFrag LdFrag = !cast<PatFrag>(ExtTy#"extloadvi16")> {
[all …]
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DGlobalISelEmitter.cpp1553 const TypeSetByHwMode &ExtTy = Dst.getExtType(I); in importExplicitDefRenderers() local
1554 if (!ExtTy.isMachineValueType()) in importExplicitDefRenderers()
1557 auto OpTy = MVTToLLT(ExtTy.getMachineValueType().SimpleTy); in importExplicitDefRenderers()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCallLowering.cpp601 LLT ExtTy = in buildCopyToRegs() local
605 auto Ext = B.buildAnyExt(ExtTy, SrcReg); in buildCopyToRegs()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp2446 MVT ExtTy = MVT::getVectorVT(MVT::i16, Ty.getVectorNumElements()); in LowerVECTOR_SHIFT() local
2447 SDValue ExtV = Opc == HexagonISD::VASR ? DAG.getSExtOrTrunc(V, dl, ExtTy) in LowerVECTOR_SHIFT()
2448 : DAG.getZExtOrTrunc(V, dl, ExtTy); in LowerVECTOR_SHIFT()
2449 SDValue ExtS = DAG.getNode(Opc, dl, ExtTy, {ExtV, A}); in LowerVECTOR_SHIFT()
3840 ISD::LoadExtType ExtTy, EVT NewVT) const { in shouldReduceLoadWidth()
3842 if (!TargetLoweringBase::shouldReduceLoadWidth(Load, ExtTy, NewVT)) in shouldReduceLoadWidth()
3836 shouldReduceLoadWidth(SDNode * Load,ISD::LoadExtType ExtTy,EVT NewVT) const shouldReduceLoadWidth() argument
H A DHexagonISelLowering.h345 bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy,
H A DHexagonISelLoweringHVX.cpp890 MVT ExtTy = ty(ExtVec); in buildHvxVectorReg()
891 unsigned ExtLen = ExtTy.getVectorNumElements(); in buildHvxVectorReg() local
916 SDValue S = DAG.getVectorShuffle(ExtTy, dl, ExtVec, in buildHvxVectorReg()
917 DAG.getUNDEF(ExtTy), Mask); in buildHvxVectorReg()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUCallLowering.cpp343 LLT ExtTy = getLLTForType(*RetInfo.Ty, DL); in lowerReturnVal() local
344 Reg = B.buildInstr(ExtendOp, {ExtTy}, {Reg}).getReg(0); in lowerReturnVal()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h675 bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy,
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DScalarEvolution.cpp3459 IntegerType *ExtTy = in getUDivExpr() local
3468 getZeroExtendExpr(AR, ExtTy) == in getUDivExpr()
3469 getAddRecExpr(getZeroExtendExpr(AR->getStart(), ExtTy), in getUDivExpr()
3470 getZeroExtendExpr(Step, ExtTy), in getUDivExpr()
3482 getZeroExtendExpr(AR, ExtTy) == in getUDivExpr()
3483 getAddRecExpr(getZeroExtendExpr(AR->getStart(), ExtTy), in getUDivExpr()
3484 getZeroExtendExpr(Step, ExtTy), in getUDivExpr()
3512 Operands.push_back(getZeroExtendExpr(Op, ExtTy)); in getUDivExpr()
3513 if (getZeroExtendExpr(M, ExtTy) == getMulExpr(Operands)) in getUDivExpr()
3544 Operands.push_back(getZeroExtendExpr(Op, ExtTy)); in getUDivExpr()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DAutoUpgrade.cpp2325 Type *ExtTy = Type::getInt32Ty(C); in upgradeX86IntrinsicCall() local
2327 ExtTy = Type::getInt64Ty(C); in upgradeX86IntrinsicCall()
2329 ExtTy->getPrimitiveSizeInBits(); in upgradeX86IntrinsicCall()
2330 Rep = Builder.CreateZExt(CI->getArgOperand(0), ExtTy); in upgradeX86IntrinsicCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/
H A DAArch64AsmParser.cpp2265 AArch64_AM::ShiftExtendType ExtTy = AArch64_AM::LSL, in CreateReg() argument
2273 Op->Reg.ShiftExtend.Type = ExtTy; in CreateReg()
2284 AArch64_AM::ShiftExtendType ExtTy = AArch64_AM::LSL, in CreateVectorReg() argument
2291 auto Op = CreateReg(RegNum, Kind, S, E, Ctx, EqualsReg, ExtTy, ShiftAmount, in CreateVectorReg()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Instrumentation/
H A DAddressSanitizer.cpp1470 Type *ExtTy = VectorType::get(IntptrTy, cast<VectorType>(Ty)); in getInterestingMemoryOperands() local
1471 Value *ExtMask = IB.CreateZExt(Mask, ExtTy); in getInterestingMemoryOperands()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp9629 ISD::LoadExtType ExtTy, bool isExpanding) { in getMaskedLoad() argument
9640 dl.getIROrder(), VTs, AM, ExtTy, isExpanding, MemVT, MMO)); in getMaskedLoad()
9649 AM, ExtTy, isExpanding, MemVT, MMO); in getMaskedLoad()
9723 ISD::LoadExtType ExtTy) { in getMaskedGather() argument
9730 dl.getIROrder(), VTs, MemVT, MMO, IndexType, ExtTy)); in getMaskedGather()
9740 VTs, MemVT, MMO, IndexType, ExtTy); in getMaskedGather()

12