/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMInstrNEON.td | 128 def VecListOneD : RegisterOperand<DPR, "printVectorListOne"> { 146 def VecListThreeD : RegisterOperand<DPR, "printVectorListThree"> { 155 def VecListFourD : RegisterOperand<DPR, "printVectorListFour"> { 173 def VecListThreeQ : RegisterOperand<DPR, "printVectorListThreeSpaced"> { 182 def VecListFourQ : RegisterOperand<DPR, "printVectorListFourSpaced"> { 192 def VecListOneDAllLanes : RegisterOperand<DPR, "printVectorListOneAllLanes"> { 221 def VecListThreeDAllLanes : RegisterOperand<DPR, 231 def VecListThreeQAllLanes : RegisterOperand<DPR, 241 def VecListFourDAllLanes : RegisterOperand<DPR, "printVectorListFourAllLanes"> { 250 def VecListFourQAllLanes : RegisterOperand<DPR, [all …]
|
H A D | ARMInstrVFP.td | 154 def VLDRD : ADI5<0b1101, 0b01, (outs DPR:$Dd), (ins addrmode5:$addr), 156 [(set DPR:$Dd, (f64 (alignedload32 addrmode5:$addr)))]>, 189 def VSTRD : ADI5<0b1101, 0b00, (outs), (ins DPR:$Dd, addrmode5:$addr), 191 [(alignedstore32 (f64 DPR:$Dd), addrmode5:$addr)]>, 427 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm), 429 [(set DPR:$Dd, (fadd DPR:$Dn, (f64 DPR:$Dm)))]>, 452 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm), 454 [(set DPR:$Dd, (fsub DPR:$Dn, (f64 DPR:$Dm)))]>, 477 (outs DPR:$Dd), (ins DPR:$Dn, DPR:$Dm), 479 [(set DPR:$Dd, (fdiv DPR:$Dn, (f64 DPR:$Dm)))]>, [all …]
|
H A D | ARMRegisterInfo.td | 456 def DPR : RegisterClass<"ARM", [f64, v8i8, v4i16, v2i32, v1i64, v2f32, v4f16, v4bf16], 64, 460 let AltOrders = [(rotl DPR, 16), 461 (add (decimate (rotl DPR, 16), 2), (rotl DPR, 16))]; 465 let DiagnosticType = "DPR"; 471 def FPWithVPR : RegisterClass<"ARM", [f32], 32, (add SPR, DPR, VPR)> { 475 // Subset of DPR that are accessible with VFP2 (and so that also have 478 (trunc DPR, 16)> { 482 // Subset of DPR which can be used as a source of NEON scalars for 16-bit 485 (trunc DPR, 8)> { 523 [(decimate (shl DPR, 1), 2), [all …]
|
H A D | ARMInstrCDE.td | 554 def : Pat<(f64 (int_arm_cde_vcx1a timm:$coproc, (f64 DPR:$acc), timm:$imm)), 555 (f64 (CDE_VCX1A_fpdp p_imm:$coproc, DPR:$acc, imm_11b:$imm))>; 562 def : Pat<(f64 (int_arm_cde_vcx2 timm:$coproc, (f64 DPR:$n), timm:$imm)), 563 (f64 (CDE_VCX2_fpdp p_imm:$coproc, DPR:$n, imm_6b:$imm))>; 564 def : Pat<(f64 (int_arm_cde_vcx2a timm:$coproc, (f64 DPR:$acc), (f64 DPR:$n), 566 (f64 (CDE_VCX2A_fpdp p_imm:$coproc, DPR:$acc, DPR:$n, imm_6b:$imm))>; 576 def : Pat<(f64 (int_arm_cde_vcx3 timm:$coproc, (f64 DPR:$n), (f64 DPR:$m), 578 (f64 (CDE_VCX3_fpdp p_imm:$coproc, DPR:$n, DPR:$m, imm_3b:$imm))>; 579 def : Pat<(f64 (int_arm_cde_vcx3a timm:$coproc, (f64 DPR:$acc), (f64 DPR:$n), 580 (f64 DPR:$m), timm:$imm)), [all …]
|
H A D | ARMRegisterBanks.td | 13 def FPRRegBank : RegisterBank<"FPRB", [HPR, SPR, DPR, QPR]>;
|
H A D | ARMInstrMVE.td | 1850 def : Pat<(insertelt (v2f64 MQPR:$src1), DPR:$src2, imm:$lane), 1851 (INSERT_SUBREG (v2f64 (COPY_TO_REGCLASS MQPR:$src1, MQPR)), DPR:$src2, (DSubReg_f64_reg imm:$lane))>; 1926 def : Pat<(v2f64 (scalar_to_vector (f64 DPR:$src))), 1927 (INSERT_SUBREG (v2f64 (IMPLICIT_DEF)), DPR:$src, dsub_0)>;
|
/freebsd/sys/contrib/device-tree/src/arm64/marvell/ |
H A D | armada-8040-db.dts | 268 * Proper NAND usage will require DPR-76 to be in position 1-2, which disables
|
/freebsd/sys/dev/aic7xxx/ |
H A D | aic7xxx_pci.c | 668 #define DPR 0x01 2039 if (status1 & DPR) { in ahc_pci_intr() 2048 if ((status1 & (DPE|SSE|RMA|RTA|STA|DPR)) == 0) { in ahc_pci_intr() 675 #define DPR global() macro
|
H A D | aic79xx.reg | 1094 field DPR 0x01 1111 field DPR 0x01 1127 field DPR 0x01 1144 field DPR 0x01 1160 field DPR 0x01 1175 field DPR 0x01
|
H A D | aic79xx_pci.c | 776 #define DPR 0x01 782 #define DPR global() macro
|
H A D | aic79xx_reg.h | 3310 #define DPR 0x01 macro
|
/freebsd/sys/dev/sym/ |
H A D | sym_defs.h | 478 #define DPR 0x01 /* Disable Pipe Req */ macro
|
H A D | sym_hipd.c | 3213 np->rv_ccntl0 |= DPR; in sym_init()
|
/freebsd/contrib/llvm-project/llvm/lib/IR/ |
H A D | DebugInfo.cpp | 247 for (const DbgRecord &DPR : I.getDbgRecordRange()) in processInstruction() local 248 processDbgRecord(M, DPR); in processInstruction()
|
H A D | AsmWriter.cpp | 4656 for (const DbgRecord &DPR : Marker.StoredDbgRecords) { in printDbgMarker() local 4657 printDbgRecord(DPR); in printDbgMarker()
|