Home
last modified time | relevance | path

Searched refs:CondCodes (Results 1 – 25 of 44) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DThumb2ITBlockPass.cpp64 ARMCC::CondCodes CC, ARMCC::CondCodes OCC,
132 ARMCC::CondCodes CC, ARMCC::CondCodes OCC, in MoveCopyOutOfITBlock()
182 ARMCC::CondCodes NCC = getITInstrPredicate(*I, NPredReg); in MoveCopyOutOfITBlock()
198 ARMCC::CondCodes CC = getITInstrPredicate(*MI, PredReg); in InsertITInstructions()
221 ARMCC::CondCodes OCC = ARMCC::getOppositeCondition(CC); in InsertITInstructions()
239 ARMCC::CondCodes NCC = getITInstrPredicate(*NMI, NPredReg); in InsertITInstructions()
H A DARMLoadStoreOptimizer.cpp172 ARMCC::CondCodes Pred, unsigned PredReg);
176 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
182 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
486 ARMCC::CondCodes Pred, in UpdateBaseRegUses()
628 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
835 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
906 ARMCC::CondCodes Pred = getInstrPredicate(*First, PredReg); in MergeOpsUpdate()
1189 ARMCC::CondCodes Pred, Register PredReg) { in isIncrementOrDecrement()
1221 ARMCC::CondCodes Pred, Register PredReg, int &Offset) { in findIncDecBefore()
1241 ARMCC::CondCodes Pred, Register PredReg, int &Offset, in findIncDecAfter()
[all …]
H A DARMBaseInstrInfo.h167 ARMCC::CondCodes getPredicate(const MachineInstr &MI) const { in getPredicate()
169 return PIdx != -1 ? (ARMCC::CondCodes)MI.getOperand(PIdx).getImm() in getPredicate()
540 static inline std::array<MachineOperand, 2> predOps(ARMCC::CondCodes Pred,
782 ARMCC::CondCodes getInstrPredicate(const MachineInstr &MI, Register &PredReg);
798 ARMCC::CondCodes Pred, Register PredReg,
805 ARMCC::CondCodes Pred, Register PredReg,
H A DThumbRegisterInfo.h42 int Val, ARMCC::CondCodes Pred = ARMCC::AL,
H A DThumb2InstrInfo.h82 ARMCC::CondCodes getITInstrPredicate(const MachineInstr &MI, Register &PredReg);
H A DARMInstructionSelector.cpp54 ARMCC::CondCodes Cond, unsigned LHSReg, unsigned RHSReg,
393 static std::pair<ARMCC::CondCodes, ARMCC::CondCodes>
395 std::pair<ARMCC::CondCodes, ARMCC::CondCodes> Preds = {ARMCC::AL, ARMCC::AL}; in getComparePreds()
577 ARMCC::CondCodes Cond, in insertComparison()
H A DMLxExpansionPass.cpp281 ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI->getOperand(NextOp).getImm(); in ExpandFPMLxInstruction()
H A DARMBaseRegisterInfo.h138 int Val, ARMCC::CondCodes Pred = ARMCC::AL,
H A DThumbRegisterInfo.cpp63 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
83 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
104 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
H A DThumb2SizeReduction.cpp184 bool is2Addr, ARMCC::CondCodes Pred,
328 bool is2Addr, ARMCC::CondCodes Pred, in VerifyPredAndCC()
801 ARMCC::CondCodes Pred = getInstrPredicate(*MI, PredReg); in ReduceTo2Addr()
893 ARMCC::CondCodes Pred = getInstrPredicate(*MI, PredReg); in ReduceToNarrow()
H A DThumb2InstrInfo.cpp74 ARMCC::CondCodes CC = getInstrPredicate(*Tail, PredReg); in ReplaceTailWithBranchTo()
315 ARMCC::CondCodes Pred, Register PredReg, in emitT2RegPlusImmediate()
788 ARMCC::CondCodes llvm::getITInstrPredicate(const MachineInstr &MI, in getITInstrPredicate()
H A DARMBaseRegisterInfo.cpp528 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
879 ARMCC::CondCodes Pred = (PIdx == -1) in eliminateFrameIndex()
880 ? ARMCC::AL : (ARMCC::CondCodes)MI.getOperand(PIdx).getImm(); in eliminateFrameIndex()
H A DARMBaseInstrInfo.cpp379 ARMCC::CondCodes CC = (ARMCC::CondCodes)(int)Cond[0].getImm(); in reverseBranchCondition()
423 CC += ARMCondCodeToString((ARMCC::CondCodes)Op.getImm()); in createMIROperandComment()
466 ARMCC::CondCodes CC1 = (ARMCC::CondCodes)Pred1[0].getImm(); in SubsumesPredicate()
467 ARMCC::CondCodes CC2 = (ARMCC::CondCodes)Pred2[0].getImm(); in SubsumesPredicate()
2076 ARMCC::CondCodes llvm::getInstrPredicate(const MachineInstr &MI, in getInstrPredicate()
2085 return (ARMCC::CondCodes)MI.getOperand(PIdx).getImm(); in getInstrPredicate()
2108 ARMCC::CondCodes CC = getInstrPredicate(MI, PredReg); in commuteInstructionImpl()
2221 NewMI.addImm(ARMCC::getOppositeCondition(ARMCC::CondCodes(CondCode))); in optimizeSelect()
2315 ARMCC::CondCodes Pred, Register PredReg, in emitARMRegPlusImmediate()
2686 inline static ARMCC::CondCodes getCmpToAddCondition(ARMCC::CondCodes CC) { in getCmpToAddCondition()
[all …]
H A DMVETPAndVPTOptimisationsPass.cpp572 static ARMCC::CondCodes GetCondCode(MachineInstr &Instr) { in GetCondCode()
574 return ARMCC::CondCodes(Instr.getOperand(3).getImm()); in GetCondCode()
591 ARMCC::CondCodes ExpectedCode = GetCondCode(Cond); in IsVPNOTEquivalent()
H A DARMBlockPlacement.cpp280 MIB.addImm(ARMCC::CondCodes::AL); in moveBasicBlock()
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRInstrInfo.h33 enum CondCodes { enum
71 const MCInstrDesc &getBrCond(AVRCC::CondCodes CC) const;
72 AVRCC::CondCodes getCondFromBranchOpc(unsigned Opc) const;
73 AVRCC::CondCodes getOppositeCondition(AVRCC::CondCodes CC) const;
H A DAVRInstrInfo.cpp192 const MCInstrDesc &AVRInstrInfo::getBrCond(AVRCC::CondCodes CC) const { in getBrCond()
215 AVRCC::CondCodes AVRInstrInfo::getCondFromBranchOpc(unsigned Opc) const { in getCondFromBranchOpc()
238 AVRCC::CondCodes AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const { in getOppositeCondition()
320 AVRCC::CondCodes BranchCode = getCondFromBranchOpc(I->getOpcode()); in analyzeBranch()
382 AVRCC::CondCodes OldBranchCode = (AVRCC::CondCodes)Cond[0].getImm(); in analyzeBranch()
417 AVRCC::CondCodes CC = (AVRCC::CondCodes)Cond[0].getImm(); in insertBranch()
470 AVRCC::CondCodes CC = static_cast<AVRCC::CondCodes>(Cond[0].getImm()); in reverseBranchCondition()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Utils/
H A DARMBaseInfo.h30 enum CondCodes { // Meaning (integer) Meaning (floating-point) enum
48 inline static CondCodes getOppositeCondition(CondCodes CC) { in getOppositeCondition()
71 inline static ARMCC::CondCodes getSwappedCondition(ARMCC::CondCodes CC) { in getSwappedCondition()
146 inline static const char *ARMCondCodeToString(ARMCC::CondCodes CC) { in ARMCondCodeToString()
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.cpp131 MSP430CC::CondCodes CC = static_cast<MSP430CC::CondCodes>(Cond[0].getImm()); in reverseBranchCondition()
214 MSP430CC::CondCodes BranchCode = in analyzeBranch()
215 static_cast<MSP430CC::CondCodes>(I->getOperand(1).getImm()); in analyzeBranch()
237 MSP430CC::CondCodes OldBranchCode = (MSP430CC::CondCodes)Cond[0].getImm(); in analyzeBranch()
H A DMSP430.h22 enum CondCodes { enum
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparc.h41 enum CondCodes { enum
105 inline static const char *SPARCCondCodeToString(SPCC::CondCodes CC) { in SPARCCondCodeToString()
H A DSparcInstrInfo.cpp82 static SPCC::CondCodes GetOppositeBranchCondition(SPCC::CondCodes CC) in GetOppositeBranchCondition()
394 SPCC::CondCodes CC = static_cast<SPCC::CondCodes>(Cond[1].getImm()); in reverseBranchCondition()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMInstPrinter.cpp1005 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printPredicateOperand()
1016 if ((ARMCC::CondCodes)MI->getOperand(OpNum).getImm() == ARMCC::HS) in printMandatoryRestrictedPredicateOperand()
1026 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printMandatoryPredicateOperand()
1034 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printMandatoryInvertedPredicateOperand()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTX.h30 enum CondCodes { enum
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/MCTargetDesc/
H A DSparcInstPrinter.cpp214 O << SPARCCondCodeToString((SPCC::CondCodes)CC); in printCCOperand()

12