Home
last modified time | relevance | path

Searched refs:CCU_RESET (Results 1 – 12 of 12) sorted by relevance

/freebsd/sys/dev/clk/allwinner/
H A Dccu_d1.c56 CCU_RESET(RST_MBUS, 0x540, 30)
57 CCU_RESET(RST_BUS_DE, 0x60C, 16)
58 CCU_RESET(RST_BUS_DI, 0x62C, 16)
59 CCU_RESET(RST_BUS_G2D, 0x63C, 16)
60 CCU_RESET(RST_BUS_CE, 0x68C, 16)
61 CCU_RESET(RST_BUS_VE, 0x69C, 16)
62 CCU_RESET(RST_BUS_DMA, 0x70C, 16)
63 CCU_RESET(RST_BUS_MSGBOX0, 0x71C, 16)
64 CCU_RESET(RST_BUS_MSGBOX1, 0x71C, 17)
65 CCU_RESET(RST_BUS_MSGBOX2, 0x71C, 18)
[all …]
H A Dccu_h3.c97 CCU_RESET(RST_USB_PHY0, 0xcc, 0)
98 CCU_RESET(RST_USB_PHY1, 0xcc, 1)
99 CCU_RESET(RST_USB_PHY2, 0xcc, 2)
100 CCU_RESET(RST_USB_PHY3, 0xcc, 3)
102 CCU_RESET(RST_MBUS, 0xfc, 31)
104 CCU_RESET(RST_BUS_CE, 0x2c0, 5)
105 CCU_RESET(RST_BUS_DMA, 0x2c0, 6)
106 CCU_RESET(RST_BUS_MMC0, 0x2c0, 8)
107 CCU_RESET(RST_BUS_MMC1, 0x2c0, 9)
108 CCU_RESET(RST_BUS_MMC2, 0x2c0, 10)
[all …]
H A Dccu_a31.c83 CCU_RESET(RST_USB_PHY0, 0xcc, 0)
84 CCU_RESET(RST_USB_PHY1, 0xcc, 1)
85 CCU_RESET(RST_USB_PHY2, 0xcc, 2)
87 CCU_RESET(RST_AHB1_MIPI_DSI, 0x2c0, 1)
88 CCU_RESET(RST_AHB1_SS, 0x2c0, 5)
89 CCU_RESET(RST_AHB1_DMA, 0x2c0, 6)
90 CCU_RESET(RST_AHB1_MMC0, 0x2c0, 8)
91 CCU_RESET(RST_AHB1_MMC1, 0x2c0, 9)
92 CCU_RESET(RST_AHB1_MMC2, 0x2c0, 10)
93 CCU_RESET(RST_AHB1_MMC3, 0x2c0, 11)
[all …]
H A Dccu_a83t.c80 CCU_RESET(RST_USB_PHY0, 0xcc, 0)
81 CCU_RESET(RST_USB_PHY1, 0xcc, 1)
82 CCU_RESET(RST_USB_HSIC, 0xcc, 2)
84 CCU_RESET(RST_DRAM, 0xf4, 31)
85 CCU_RESET(RST_MBUS, 0xfc, 31)
87 CCU_RESET(RST_BUS_MIPI_DSI, 0x2c0, 1)
88 CCU_RESET(RST_BUS_SS, 0x2c0, 5)
89 CCU_RESET(RST_BUS_DMA, 0x2c0, 6)
90 CCU_RESET(RST_BUS_MMC0, 0x2c0, 8)
91 CCU_RESET(RST_BUS_MMC1, 0x2c0, 9)
[all …]
H A Dccu_a64.c84 CCU_RESET(RST_USB_PHY0, 0x0cc, 0)
85 CCU_RESET(RST_USB_PHY1, 0x0cc, 1)
86 CCU_RESET(RST_USB_HSIC, 0x0cc, 2)
88 CCU_RESET(RST_BUS_MIPI_DSI, 0x2c0, 1)
89 CCU_RESET(RST_BUS_CE, 0x2c0, 5)
90 CCU_RESET(RST_BUS_DMA, 0x2c0, 6)
91 CCU_RESET(RST_BUS_MMC0, 0x2c0, 8)
92 CCU_RESET(RST_BUS_MMC1, 0x2c0, 9)
93 CCU_RESET(RST_BUS_MMC2, 0x2c0, 10)
94 CCU_RESET(RST_BUS_NAND, 0x2c0, 13)
[all …]
H A Dccu_h6.c74 CCU_RESET(RST_BUS_PSI, 0x79c, 16)
77 CCU_RESET(RST_BUS_MMC0, 0x84c, 16)
78 CCU_RESET(RST_BUS_MMC1, 0x84c, 17)
79 CCU_RESET(RST_BUS_MMC2, 0x84c, 18)
82 CCU_RESET(RST_BUS_UART0, 0x90c, 16)
83 CCU_RESET(RST_BUS_UART1, 0x90c, 17)
84 CCU_RESET(RST_BUS_UART2, 0x90c, 18)
85 CCU_RESET(RST_BUS_UART3, 0x90c, 19)
88 CCU_RESET(RST_BUS_I2C0, 0x91c, 16)
89 CCU_RESET(RST_BUS_I2C1, 0x91c, 17)
[all …]
H A Dccu_a10.c69 CCU_RESET(RST_USB_PHY0, 0xcc, 0)
70 CCU_RESET(RST_USB_PHY1, 0xcc, 1)
71 CCU_RESET(RST_USB_PHY2, 0xcc, 2)
73 CCU_RESET(RST_GPS, 0xd0, 0)
75 CCU_RESET(RST_DE_BE0, 0x104, 30)
76 CCU_RESET(RST_DE_BE1, 0x108, 30)
77 CCU_RESET(RST_DE_FE0, 0x10c, 30)
78 CCU_RESET(RST_DE_FE1, 0x110, 30)
79 CCU_RESET(RST_DE_MP, 0x114, 30)
81 CCU_RESET(RST_TVE0, 0x118, 29)
[all …]
H A Dccu_h6_r.c55 CCU_RESET(RST_R_APB1_TIMER, 0x11c, 16)
56 CCU_RESET(RST_R_APB1_TWD, 0x12c, 16)
57 CCU_RESET(RST_R_APB1_PWM, 0x13c, 16)
58 CCU_RESET(RST_R_APB2_UART, 0x18c, 16)
59 CCU_RESET(RST_R_APB2_I2C, 0x19c, 16)
60 CCU_RESET(RST_R_APB1_IR, 0x1cc, 16)
61 CCU_RESET(RST_R_APB1_W1, 0x1ec, 16)
H A Dccu_a13.c78 CCU_RESET(RST_USB_PHY0, 0xcc, 0)
79 CCU_RESET(RST_USB_PHY1, 0xcc, 1)
81 CCU_RESET(RST_GPS, 0xd0, 30)
83 CCU_RESET(RST_DE_BE, 0x104, 30)
85 CCU_RESET(RST_DE_FE, 0x10c, 30)
87 CCU_RESET(RST_TVE, 0x118, 29)
88 CCU_RESET(RST_LCD, 0x118, 30)
90 CCU_RESET(RST_CSI, 0x134, 30)
92 CCU_RESET(RST_VE, 0x13c, 0)
93 CCU_RESET(RST_GPU, 0x154, 30)
[all …]
H A Dccu_de2.c67 CCU_RESET(RST_MIXER0, 0x08, 0)
68 CCU_RESET(RST_WB, 0x08, 2)
72 CCU_RESET(RST_MIXER0, 0x08, 0)
73 CCU_RESET(RST_MIXER1, 0x08, 1)
74 CCU_RESET(RST_WB, 0x08, 2)
H A Dccu_sun8i_r.c59 CCU_RESET(RST_APB0_IR, 0xb0, 1)
60 CCU_RESET(RST_APB0_TIMER, 0xb0, 2)
61 CCU_RESET(RST_APB0_RSB, 0xb0, 3)
62 CCU_RESET(RST_APB0_UART, 0xb0, 4)
63 CCU_RESET(RST_APB0_I2C, 0xb0, 6)
H A Daw_clk.h181 #define CCU_RESET(idx, o, s) \ macro