Home
last modified time | relevance | path

Searched refs:AVX512 (Results 1 – 20 of 20) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86Subtarget.h54 NoSSE, SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, AVX, AVX2, AVX512 enumerator
201 bool hasAVX512() const { return X86SSELevel >= AVX512; } in hasAVX512()
H A DX86InstrAVX10.td639 def rr : AVX512<opc, MRMSrcReg, (outs _DstRC.RC:$dst), (ins _SrcRC.FRC:$src),
643 def rm : AVX512<opc, MRMSrcMem, (outs _DstRC.RC:$dst), (ins _SrcRC.ScalarMemOp:$src),
648 def rr_Int : AVX512<opc, MRMSrcReg, (outs _DstRC.RC:$dst), (ins _SrcRC.RC:$src),
653 def rrb_Int : AVX512<opc, MRMSrcReg, (outs _DstRC.RC:$dst), (ins _SrcRC.RC:$src),
657 def rm_Int : AVX512<opc, MRMSrcMem, (outs _DstRC.RC:$dst),
1303 def rr : AVX512<Opc, MRMSrcReg, (outs), (ins RC:$src1, RC:$src2),
1308 def rm : AVX512<Opc, MRMSrcMem, (outs), (ins RC:$src1, x86memop:$src2),
1321 def rr_Int : AVX512<Opc, MRMSrcReg, (outs), (ins _.RC:$src1, _.RC:$src2),
1326 def rm_Int : AVX512<Opc, MRMSrcMem, (outs), (ins _.RC:$src1, _.ScalarMemOp:$src2),
1331 def rrb_Int : AVX512<Opc, MRMSrcReg, (outs), (ins _.RC:$src1, _.RC:$src2),
H A DX86InstrFormats.td271 // The scaling factor for AVX512's compressed displacement is either
275 // Possible values are: 0 (non-AVX512 inst), 1, 2, 4, 8, 16, 32 and 64.
H A DX86.td118 def FeatureAVX512 : SubtargetFeature<"avx512f", "X86SSELevel", "AVX512",
202 "Promote selected AES instructions to AVX512/AVX registers",
279 "Support AMX-AVX512 instructions",
607 // Prefer lowering shuffles on AVX512 targets (e.g. Skylake Server) to
724 "Prefer AVX512 mask registers over PTEST/MOVMSK">;
990 // Skylake-AVX512
H A DX86InstrAVX512.td1 //===-- X86InstrAVX512.td - AVX512 Instruction Set ---------*- tablegen -*-===//
9 // This file describes the X86 AVX512 instruction set, defining the
34 def Suffix: AVX512<O, F, Outs, Ins,
41 def k#Suffix: AVX512<O, F, Outs, MaskingIns,
56 def kz#Suffix: AVX512<O, F, Outs, ZeroMaskingIns,
226 def Suffix: AVX512<O, F, Outs, Ins,
231 def k#Suffix: AVX512<O, F, Outs, MaskingIns,
1943 // avx512_cmp_scalar - AVX512 CMPSS and CMPSD
2468 def ri : AVX512<opc, MRMSrcReg, (outs _.KRC:$dst),
2474 def rik : AVX512<opc, MRMSrcReg, (outs _.KRC:$dst),
[all …]
H A DX86InstrUtils.td59 // Specify AVX512 8-bit compressed displacement encoding based on the vector
496 // SI - SSE 1 & 2 scalar intrinsics - vex form available on AVX512
512 // SIi8 - SSE 1 & 2 scalar instructions - vex form available on AVX512
837 class AVX512<bits<8> o, Format F, dag outs, dag ins, string asm,
H A DX86ReplaceableInstrs.def90 // AVX512 support
H A DX86ScheduleZnver4.td303 // AVX512 Opmask pipelines
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DVFABIDemangler.h52 AVX512, // x86 AVX512 enumerator
H A DIntrinsicsX86.td2769 // AVX512
4051 // AVX512 gather/scatter intrinsics that use vXi1 masks.
5562 // AMX-AVX512
/freebsd/crypto/openssl/providers/implementations/ciphers/
H A Dcipher_aes_gcm_hw_vaes_avx512.inc12 * AVX512 VAES + VPCLMULDQD support for AES GCM.
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DVFABIDemangling.cpp
/freebsd/sys/contrib/libsodium/
H A Dconfigure.ac333 AC_MSG_CHECKING(for a broken clang + AVX512 combination)
336 #error Not a broken clang + AVX512 combination
339 [AC_MSG_RESULT(yes - disabling AVX512 optimizations)
H A DChangeLog82 - An AVX512 optimized implementation of Argon2 has been added (written
/freebsd/contrib/llvm-project/clang/lib/CodeGen/
H A DTargetInfo.h610 AVX512, enumerator
H A DCodeGenModule.cpp265 X86AVXABILevel AVXLevel = (ABI == "avx512" ? X86AVXABILevel::AVX512 in createTargetCodeGenInfo()
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DVFABIDemangler.cpp50 .Case("e", VFISAKind::AVX512) in tryParseISA()
/freebsd/crypto/openssl/
H A DINSTALL.md2017 | AVX512 | 2.25 | 2.11.8 | 3.6 (*) |
2023 (*) Even though AVX512 support was implemented in llvm 3.6, prior to version 7.0
H A DCHANGES.md1921 x86_64 processors supporting the AVX512-IFMA instructions.
2124 * AES-GCM enabled with AVX512 vAES and vPCLMULQDQ.
/freebsd/contrib/llvm-project/clang/lib/CodeGen/Targets/
H A DX86.cpp1196 case X86AVXABILevel::AVX512: in getNativeVectorSizeForAVXABI()