Searched hist:"69 c32972d59388c041268e8206e8eb1acff29b9a" (Results 1 – 3 of 3) sorted by relevance
| /linux/drivers/perf/ |
| H A D | Makefile | diff 69c32972d59388c041268e8206e8eb1acff29b9a Thu Dec 06 12:51:31 CET 2018 Kulkarni, Ganapatrao <Ganapatrao.Kulkarni@cavium.com> drivers/perf: Add Cavium ThunderX2 SoC UNCORE PMU driver
This patch adds a perf driver for the PMU UNCORE devices DDR4 Memory
Controller(DMC) and Level 3 Cache(L3C). Each PMU supports up to 4
counters. All counters lack overflow interrupt and are
sampled periodically.
Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: Ganapatrao Kulkarni <ganapatrao.kulkarni@cavium.com>
[will: consistent enum cpuhp_state naming]
Signed-off-by: Will Deacon <will.deacon@arm.com>
|
| H A D | Kconfig | diff 69c32972d59388c041268e8206e8eb1acff29b9a Thu Dec 06 12:51:31 CET 2018 Kulkarni, Ganapatrao <Ganapatrao.Kulkarni@cavium.com> drivers/perf: Add Cavium ThunderX2 SoC UNCORE PMU driver
This patch adds a perf driver for the PMU UNCORE devices DDR4 Memory
Controller(DMC) and Level 3 Cache(L3C). Each PMU supports up to 4
counters. All counters lack overflow interrupt and are
sampled periodically.
Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: Ganapatrao Kulkarni <ganapatrao.kulkarni@cavium.com>
[will: consistent enum cpuhp_state naming]
Signed-off-by: Will Deacon <will.deacon@arm.com>
|
| /linux/include/linux/ |
| H A D | cpuhotplug.h | diff 69c32972d59388c041268e8206e8eb1acff29b9a Thu Dec 06 12:51:31 CET 2018 Kulkarni, Ganapatrao <Ganapatrao.Kulkarni@cavium.com> drivers/perf: Add Cavium ThunderX2 SoC UNCORE PMU driver
This patch adds a perf driver for the PMU UNCORE devices DDR4 Memory
Controller(DMC) and Level 3 Cache(L3C). Each PMU supports up to 4
counters. All counters lack overflow interrupt and are
sampled periodically.
Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: Ganapatrao Kulkarni <ganapatrao.kulkarni@cavium.com>
[will: consistent enum cpuhp_state naming]
Signed-off-by: Will Deacon <will.deacon@arm.com>
|