Home
last modified time | relevance | path

Searched +full:trigger +full:- +full:source (Results 1 – 25 of 984) sorted by relevance

12345678910>>...40

/linux/Documentation/devicetree/bindings/trigger-source/
H A Dgpio-trigger.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/trigger-source/gpio-trigger.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Generic trigger source using GPIO
9 description: A GPIO used as a trigger source.
12 - Jonathan Santos <Jonathan.Santos@analog.com>
16 const: gpio-trigger
18 '#trigger-source-cells':
23 description: GPIO to be used as a trigger source.
[all …]
H A Dadi,util-sigma-delta-spi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
6 ---
7 $id: http://devicetree.org/schemas/trigger-source/adi,util-sigma-delta-spi.yaml#
8 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 title: Analog Devices Util Sigma-Delta SPI IP Core
13 - David Lechner <dlechner@baylibre.com>
16 The Util Sigma-Delta SPI is an FPGA IP core from Analog Devices that provides
17 a SPI offload trigger from the RDY signal of the combined DOUT/RDY pin of
18 the sigma-delta family of ADCs.
23 const: adi,util-sigma-delta-spi
[all …]
/linux/Documentation/devicetree/bindings/leds/
H A Dtrigger-source.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/leds/trigger-source.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Trigger source providers
10 - Jacek Anaszewski <jacek.anaszewski@gmail.com>
11 - Pavel Machek <pavel@ucw.cz>
14 Each trigger source provider should be represented by a device tree node. It
18 '#trigger-source-cells':
20 Number of cells in a source trigger. Typically 0 for nodes of simple
[all …]
/linux/drivers/iio/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
23 source "drivers/iio/buffer/Kconfig"
46 int "Maximum number of consumers per trigger"
51 given trigger may handle. Default is 2.
66 trigger can be created via configfs or directly by a driver
84 source "drivers/iio/accel/Kconfig"
85 source "drivers/iio/adc/Kconfig"
86 source "drivers/iio/addac/Kconfig"
87 source "drivers/iio/afe/Kconfig"
88 source "drivers/iio/amplifiers/Kconfig"
[all …]
/linux/include/linux/dma/
H A Dsprd-dma.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 * The Spreadtrum DMA controller supports channel 2-stage tansfer, that means
16 * we can request 2 dma channels, one for source channel, and another one for
18 * configurations. Once the source channel's transaction is done, it will
19 * trigger the destination channel's transaction automatically by hardware
22 * To support 2-stage tansfer, we must configure the channel mode and trigger
27 * enum sprd_dma_chn_mode: define the DMA channel mode for 2-stage transfer
29 * support the 2-stage transfer.
30 * @SPRD_DMA_SRC_CHN0: Channel used as source channel 0.
31 * @SPRD_DMA_SRC_CHN1: Channel used as source channel 1.
[all …]
/linux/drivers/comedi/drivers/tests/
H A Dni_routes_test.c1 // SPDX-License-Identifier: GPL-2.0+
6 * COMEDI - Linux Control and Measurement Device Interface
28 #define B(x) ((x) - NI_NAMES_BASE)
32 static const char *pci_6070e = "pci-6070e";
33 static const char *pci_6220 = "pci-6220";
34 static const char *pci_fake = "pci-fake";
122 /* This table is indexed as RV[destination][source] */
185 int last = NI_NAMES_BASE - 1; in route_set_dests_in_order()
187 for (i = 0; i < devroutes->n_route_sets; ++i) { in route_set_dests_in_order()
188 if (last >= devroutes->routes[i].dest) in route_set_dests_in_order()
[all …]
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dadi,ad7768-1.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/adi,ad7768-1.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Analog Devices AD7768-1 ADC device driver
10 - Michael Hennerich <michael.hennerich@analog.com>
14 https://www.analog.com/media/en/technical-documentation/data-sheets/ad7768-1.pdf
18 const: adi,ad7768-1
26 clock-names:
29 trigger-sources:
[all …]
/linux/drivers/iio/trigger/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
7 menu "Triggers - standalone"
10 tristate "High resolution timer trigger"
13 Provides a frequency based IIO trigger using high resolution
14 timers as interrupt source.
17 module will be called iio-trig-hrtimer.
20 tristate "Generic interrupt trigger"
23 trigger. This may be provided by a gpio driver for example.
26 module will be called iio-trig-interrupt.
29 tristate "STM32 Low-Power Timer Trigger"
[all …]
/linux/include/uapi/linux/
H A Dcomedi.h1 /* SPDX-License-Identifier: LGPL-2.0+ WITH Linux-syscall-note */
6 * COMEDI - Linux Control and Measurement Device Interface
7 * Copyright (C) 1998-2001 David A. Schleef <ds@schleef.org>
32 * NOTE: 'comedi_config --init-data' is deprecated
40 /* length of nth chunk of firmware data -*/
78 /* counters -- these are arbitrary values */
120 /* try to use a real-time interrupt while performing command */
123 /* wake up on end-of-scan events */
154 /* trigger sources */
159 #define TRIG_NONE 0x00000001 /* never trigger */
[all …]
/linux/drivers/net/phy/
H A Ddp83640_reg.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 #define PTP_TSTS 0x0017 /* PTP Trigger Status Register */
20 #define PTP_TXTS 0x001c /* PTP Transmit Timestamp Register, in four 16-bit reads */
21 #define PTP_RXTS 0x001d /* PTP Receive Timestamp Register, in six? 16-bit reads */
26 #define PTP_TRIG 0x0014 /* PTP Trigger Configuration Register */
47 #define PTP_CLKSRC 0x001b /* PTP Clock Source Register */
57 #define TRIG_SEL_SHIFT (10) /* PTP Trigger Select */
59 #define TRIG_DIS (1<<9) /* Disable PTP Trigger */
60 #define TRIG_EN (1<<8) /* Enable PTP Trigger */
61 #define TRIG_READ (1<<7) /* Read PTP Trigger */
[all …]
/linux/Documentation/devicetree/bindings/mfd/
H A Dst,stm32-lptimer.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/st,stm32-lptimer.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: STMicroelectronics STM32 Low-Power Timers
10 The STM32 Low-Power Timer (LPTIM) is a 16-bit timer that provides several
12 - PWM output (with programmable prescaler, configurable polarity)
13 - Trigger source for STM32 ADC/DAC (LPTIM_OUT)
14 - Several counter modes:
15 - quadrature encoder to detect angular position and direction of rotary
[all …]
/linux/drivers/comedi/drivers/
H A Damplc_pci230.c1 // SPDX-License-Identifier: GPL-2.0+
8 * COMEDI - Linux Control and Measurement Device Interface
35 * --------- ---------
43 * The AI subdevice has 16 single-ended channels or 8 differential
46 * The PCI230 and PCI260 cards have 12-bit resolution. The PCI230+ and
47 * PCI260+ cards have 16-bit resolution.
51 * or PCI260 then it actually uses a "pseudo-differential" mode where the
62 * 0 => [-10, +10] V
63 * 1 => [-5, +5] V
64 * 2 => [-2.5, +2.5] V
[all …]
H A Drtd520.c1 // SPDX-License-Identifier: GPL-2.0+
6 * COMEDI - Linux Control and Measurement Device Interface
13 * Devices: [Real Time Devices] DM7520HR-1 (DM7520), DM7520HR-8,
14 * PCI4520 (PCI4520), PCI4520-8
16 * Status: Works. Only tested on DM7520-8. Not SMP safe.
24 * The PCI4520 is a PCI card. The DM7520 is a PC/104-plus card.
40 * These boards can support external multiplexors and multi-board
45 * Example source: http://www.rtdusa.com/examples/dm/dm7520.zip
71 * Analog-In supports instruction and command mode.
73 * With DMA, you can sample at 1.15Mhz with 70% idle on a 400Mhz K6-2
[all …]
/linux/include/soc/at91/
H A Datmel_tcb.h17 * Many 32-bit Atmel SOCs include one or more TC blocks, each of which holds
18 * three general-purpose 16-bit timers. These timers share one register bank.
23 * clocks or clock gates, and per-timer TIOA and TIOB signals used for PWM
37 * struct atmel_tcb_config - SoC data for a Timer/Counter Block
50 * struct atmel_tc - information about a Timer/Counter Block
56 * @clk: internal clock source for each of the three channels
80 /* platform-specific ATMEL_TC_TIMER_CLOCKx divisors (0 means 32KiHz) */
85 * Two registers have block-wide controls. These are: configuring the three
98 #define ATMEL_TC_TC0XC0S (3 << 0) /* external clock 0 source */
103 #define ATMEL_TC_TC1XC1S (3 << 2) /* external clock 1 source */
[all …]
/linux/arch/arm64/boot/dts/arm/
H A Djuno-motherboard.dtsi4 * Copyright (c) 2013-2014 ARM Ltd
11 mb_clk24mhz: clock-24000000 {
12 compatible = "fixed-clock";
13 #clock-cells = <0>;
14 clock-frequency = <24000000>;
15 clock-output-names = "juno_mb:clk24mhz";
18 mb_clk25mhz: clock-25000000 {
19 compatible = "fixed-clock";
20 #clock-cells = <0>;
21 clock-frequency = <25000000>;
[all …]
/linux/Documentation/iio/
H A Dad7606.rst1 .. SPDX-License-Identifier: GPL-2.0-only
24 ----------------
30 ------------------
33 .. code-block::
35 +-------------+ +-------------+
36 | BUSY |-------->| TRIGGER |
37 | CS |<--------| CS |
41 | SDI |<--------| SDO |
42 | DOUTA |-------->| SDI |
43 | SCLK |<--------| SCLK |
[all …]
/linux/arch/arm/boot/dts/marvell/
H A Dkirkwood-c200-v1.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright 2021-2022 Pawel Dembicki <paweldembicki@gmail.com>
7 /dts-v1/;
10 #include "kirkwood-6281.dtsi"
11 #include <dt-bindings/leds/common.h>
15 compatible = "ctera,c200-v1", "marvell,kirkwood-88f6281", "marvell,kirkwood";
19 stdout-path = &uart0;
28 compatible = "gpio-keys";
29 pinctrl-0 = <&pmx_buttons>;
30 pinctrl-names = "default";
[all …]
H A Dkirkwood-l-50.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Check Point L-50 Board Description
7 /dts-v1/;
10 #include "kirkwood-6281.dtsi"
13 model = "Check Point L-50";
14 compatible = "checkpoint,l-50", "marvell,kirkwood-88f6281", "marvell,kirkwood";
23 stdout-path = &uart0;
27 pinctrl: pin-controller@10000 {
28 pinctrl-0 = <&pmx_led38 &pmx_sysrst &pmx_button29>;
29 pinctrl-names = "default";
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dpincfg-node.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/pincfg-node.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
21 bias-disable:
25 bias-high-impedance:
27 description: high impedance mode ("third-state", "floating")
29 bias-bus-hold:
33 bias-pull-up:
[all …]
H A Dspacemit,k1-pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/spacemit,k1-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Yixun Lan <dlan@gentoo.org>
14 const: spacemit,k1-pinctrl
18 - description: pinctrl io memory base
22 - description: Functional Clock
23 - description: Bus Clock
25 clock-names:
[all …]
/linux/sound/soc/codecs/
H A Dcs47l85.c1 // SPDX-License-Identifier: GPL-2.0-only
5 // Copyright (C) 2015-2019 Cirrus Logic, Inc. and
23 #include <linux/irqchip/irq-madera.h>
30 #define DRV_NAME "cs47l85-codec"
114 snd_soc_dapm_to_component(w->dapm); in cs47l85_adsp_power_ev()
116 struct madera_priv *priv = &cs47l85->core; in cs47l85_adsp_power_ev()
117 struct madera *madera = priv->madera; in cs47l85_adsp_power_ev()
121 ret = regmap_read(madera->regmap, MADERA_DSP_CLOCK_1, &freq); in cs47l85_adsp_power_ev()
123 dev_err(madera->dev, in cs47l85_adsp_power_ev()
133 ret = madera_set_adsp_clk(&cs47l85->core, w->shift, freq); in cs47l85_adsp_power_ev()
[all …]
/linux/Documentation/power/
H A Dsuspend-and-interrupts.rst10 -----------------------------------
14 ->prepare, ->suspend and ->suspend_late callbacks have been executed for all
19 trigger and if any devices have not been suspended properly yet, it is better to
29 Device IRQs are re-enabled during system resume, right before the "early" phase
30 of resuming devices (that is, before starting to execute ->resume_early
35 ------------------------
37 There are interrupts that can legitimately trigger during the entire system
38 suspend-resume cycle, including the "noirq" phases of suspending and resuming
41 but also to IPIs and to some other special-purpose interrupts.
44 requesting a special-purpose interrupt. It causes suspend_device_irqs() to
[all …]
/linux/arch/arm/boot/dts/intel/ixp/
H A Dintel-ixp42x-freecom-fsg-3.dts1 // SPDX-License-Identifier: ISC
3 * Device Tree file for the Freecom FSG-3 router.
8 /dts-v1/;
10 #include "intel-ixp42x.dtsi"
11 #include <dt-bindings/input/input.h>
14 model = "Freecom FSG-3";
15 compatible = "freecom,fsg-3", "intel,ixp42x";
16 #address-cells = <1>;
17 #size-cells = <1>;
28 stdout-path = "uart0:115200n8";
[all …]
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm53573.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
14 interrupt-parent = <&gic>;
21 stdout-path = "serial0:115200n8";
25 #address-cells = <1>;
[all …]
/linux/Documentation/driver-api/iio/
H A Dtriggers.rst5 * struct iio_trigger — industrial I/O trigger device
6 * :c:func:`devm_iio_trigger_alloc` — Resource-managed iio_trigger_alloc
7 * :c:func:`devm_iio_trigger_register` — Resource-managed iio_trigger_register
9 * :c:func:`iio_trigger_validate_own_device` — Check if a trigger and IIO
13 on some external event (trigger) as opposed to periodically polling for data.
14 An IIO trigger can be provided by a device driver that also has an IIO device
16 provided by a separate driver from an independent interrupt source (e.g. GPIO
18 a specific file in sysfs). A trigger may initiate data capture for a number of
21 IIO trigger sysfs interface
26 * :file:`/sys/bus/iio/devices/trigger{Y}/*`, this file is created once an
[all …]

12345678910>>...40