Home
last modified time | relevance | path

Searched +full:trigger +full:- +full:edge +full:- +full:type (Results 1 – 25 of 227) sorted by relevance

12345678910

/linux/Documentation/devicetree/bindings/iio/adc/
H A Datmel,sama5d2-adc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/atmel,sama5d2-adc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Eugen Hristev <eugen.hristev@microchip.com>
15 - atmel,sama5d2-adc
16 - microchip,sam9x60-adc
17 - microchip,sama7g5-adc
28 clock-names:
31 vref-supply: true
[all …]
/linux/drivers/gpio/
H A Dgpio-tqmx86.c1 // SPDX-License-Identifier: GPL-2.0
3 * TQ-Systems TQMx86 PLD GPIO driver
23 #define TQMX86_NGPO 4 /* 0-3 - output */
24 #define TQMX86_NGPI 4 /* 4-7 - input */
25 #define TQMX86_DIR_INPUT_MASK 0xf0 /* 0-3 - output, 4-7 - input */
60 return ioread8(gd->io_base + reg); in tqmx86_gpio_read()
66 iowrite8(val, gd->io_base + reg); in tqmx86_gpio_write()
71 __must_hold(&gpio->spinlock) in tqmx86_gpio_clrsetbits()
90 __must_hold(&gpio->spinlock) in _tqmx86_gpio_set()
92 __assign_bit(offset, gpio->output, value); in _tqmx86_gpio_set()
[all …]
H A Dgpio-omap.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2003-2005 Nokia Corporation
9 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
27 #include <linux/platform_data/gpio-omap.h>
84 #define BANK_USED(bank) (bank->mod_usage || bank->irq_usage)
112 bank->context.oe = omap_gpio_rmw(bank->base + bank->regs->direction, in omap_set_gpio_direction()
121 void __iomem *reg = bank->base; in omap_set_gpio_dataout_reg()
125 reg += bank->regs->set_dataout; in omap_set_gpio_dataout_reg()
126 bank->context.dataout |= l; in omap_set_gpio_dataout_reg()
128 reg += bank->regs->clr_dataout; in omap_set_gpio_dataout_reg()
[all …]
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dti,sci-intr.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/ti,sci-intr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lokesh Vutla <lokeshvutla@ti.com>
13 - $ref: /schemas/arm/keystone/ti,k3-sci-common.yaml#
18 to be driven per N output. An Interrupt Router can either handle edge
22 +----------------------+
24 +-------+ | +------+ +-----+ |
25 | GPIO |----------->| | irq0 | | 0 | | Host IRQ
[all …]
H A Dsocionext,uniphier-aidet.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/socionext,uniphier-aidet.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 UniPhier AIDET (ARM Interrupt Detector) is an add-on block for ARM GIC
12 rising edge interrupts. The AIDET provides logic inverter to support low
13 level and falling edge interrupts.
16 - Masahiro Yamada <yamada.masahiro@socionext.com>
19 - $ref: /schemas/interrupt-controller.yaml#
24 - socionext,uniphier-ld4-aidet
[all …]
H A Darm,gic-v5-iwb.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/arm,gic-v5-iwb.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lorenzo Pieralisi <lpieralisi@kernel.org>
11 - Marc Zyngier <maz@kernel.org>
24 - $ref: /schemas/interrupt-controller.yaml#
28 const: arm,gic-v5-iwb
32 - description: IWB control frame
34 "#address-cells":
[all …]
/linux/drivers/comedi/drivers/
H A Daddi_apci_1500.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Copyright (C) 2004,2005 ADDI-DATA GmbH for the source code of this module.
6 * ADDI-DATA GmbH
8 * D-77833 Ottersweier
9 * Tel: +19(0)7223/9493-0
10 * Fax: +49(0)7223/9493-92
11 * http://www.addi-data.com
12 * info@addi-data.com
23 * PCI Bar 0 Register map (devpriv->amcc)
28 * PCI Bar 1 Register map (dev->iobase)
[all …]
H A Damplc_pci230.c1 // SPDX-License-Identifier: GPL-2.0+
8 * COMEDI - Linux Control and Measurement Device Interface
35 * --------- ---------
43 * The AI subdevice has 16 single-ended channels or 8 differential
46 * The PCI230 and PCI260 cards have 12-bit resolution. The PCI230+ and
47 * PCI260+ cards have 16-bit resolution.
51 * or PCI260 then it actually uses a "pseudo-differential" mode where the
62 * 0 => [-10, +10] V
63 * 1 => [-5, +5] V
64 * 2 => [-2.5, +2.5] V
[all …]
H A Dni_6527.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Comedi driver for National Instruments PCI-6527
6 * COMEDI - Linux Control and Measurement Device Interface
13 * Devices: [National Instruments] PCI-6527 (pci-6527), PXI-6527 (pxi-6527)
15 * Updated: Sat, 25 Jan 2003 13:24:40 -0800
26 * PCI BAR1 - Register memory map
71 .name = "pci-6527",
74 .name = "pxi-6527",
86 struct ni6527_private *devpriv = dev->private; in ni6527_set_filter_interval()
88 if (val != devpriv->filter_interval) { in ni6527_set_filter_interval()
[all …]
H A Dcb_pcidas.c1 // SPDX-License-Identifier: GPL-2.0+
7 * Copyright (C) 2001-2003 Ivan Martinez <imr@oersted.dtu.dk>
10 * COMEDI - Linux Control and Measurement Device Interface
11 * Copyright (C) 1997-8 David A. Schleef <ds@schleef.org>
16 * Description: MeasurementComputing PCI-DAS series
18 * Devices: [Measurement Computing] PCI-DAS1602/16 (cb_pcidas),
19 * PCI-DAS1602/16jr, PCI-DAS1602/12, PCI-DAS1200, PCI-DAS1200jr,
20 * PCI-DAS1000, PCI-DAS1001, PCI_DAS1002
23 * Updated: 2003-3-11
36 * (i.e. 4-5-6-7, 2-3-4,...), and must all have the same
[all …]
H A Daddi_apci_1032.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Copyright (C) 2004,2005 ADDI-DATA GmbH for the source code of this module.
7 * ADDI-DATA GmbH
9 * D-77833 Ottersweier
10 * Tel: +19(0)7223/9493-0
11 * Fax: +49(0)7223/9493-92
12 * http://www.addi-data.com
13 * info@addi-data.com
18 * Description: ADDI-DATA APCI-1032 Digital Input Board
19 * Author: ADDI-DATA GmbH <info@addi-data.com>,
[all …]
H A Dadv_pci_dio.c1 // SPDX-License-Identifier: GPL-2.0
13 * Devices: [Advantech] PCI-1730 (adv_pci_dio), PCI-1733,
14 * PCI-1734, PCI-1735U, PCI-1736UP, PCI-1739U, PCI-1750,
15 * PCI-1751, PCI-1752, PCI-1753, PCI-1753+PCI-1753E,
16 * PCI-1754, PCI-1756, PCI-1761, PCI-1762
34 /* PCI-1730, PCI-1733, PCI-1736 interrupt control registers */
36 #define PCI173X_INT_RF_REG 0x000c /* R/W: falling/rising edge */
40 #define PCI173X_INT_IDI0 0x01 /* IDI0 edge occurred */
41 #define PCI173X_INT_IDI1 0x02 /* IDI1 edge occurred */
42 #define PCI173X_INT_DI0 0x04 /* DI0 edge occurred */
[all …]
H A Dni_65xx.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Comedi driver for National Instruments PCI-65xx static dio boards
9 * COMEDI - Linux Control and Measurement Device Interface
19 * Devices: [National Instruments] PCI-6509 (pci-6509), PXI-6509 (pxi-6509),
20 * PCI-6510 (pci-6510), PCI-6511 (pci-6511), PXI-6511 (pxi-6511),
21 * PCI-6512 (pci-6512), PXI-6512 (pxi-6512), PCI-6513 (pci-6513),
22 * PXI-6513 (pxi-6513), PCI-6514 (pci-6514), PXI-6514 (pxi-6514),
23 * PCI-6515 (pxi-6515), PXI-6515 (pxi-6515), PCI-6516 (pci-6516),
24 * PCI-6517 (pci-6517), PCI-6518 (pci-6518), PCI-6519 (pci-6519),
25 * PCI-6520 (pci-6520), PCI-6521 (pci-6521), PXI-6521 (pxi-6521),
[all …]
/linux/arch/x86/kernel/apic/
H A Dio_apic.c1 // SPDX-License-Identifier: GPL-2.0
3 * Intel IO-APIC support for multi-Pentium hosts.
10 * (c) 1999, Multiple IO-APIC support, developed by
11 * Ken-ichi Yaku <yaku@css1.kbnes.nec.co.jp> and
25 * - SiS APIC rmw bug:
28 * required to rewrite the index register for a read-modify-write
74 for ((idx) = nr_ioapics - 1; (idx) >= 0; (idx)--)
110 /* Saved state during suspend/resume, or while enabling intr-remap. */
142 return gsi_cfg->gsi_end - gsi_cfg->gsi_base + 1; in mp_ioapic_pin_count()
147 return mp_ioapic_gsi_routing(ioapic)->gsi_base + pin; in mp_pin_to_gsi()
[all …]
/linux/Documentation/arch/arm/
H A Dinterrupts.rst5 2.5.2-rmk5:
7 major architecture-specific subsystems.
10 MMU TLB. Each MMU TLB variant is now handled completely separately -
21 machine type that we currently have.
26 SA1100 ------------> Neponset -----------> SA1111
28 -----------> USAR
30 -----------> SMC9196
33 exclusive of each other - if you're processing one interrupt from the
36 IDE PIO-based interrupt on the SA1111 excludes all other SA1111 and
37 SMC9196 interrupts until it has finished transferring its multi-sector
[all …]
/linux/Documentation/devicetree/bindings/mips/cavium/
H A Dciu3.txt4 - compatible: "cavium,octeon-7890-ciu3"
8 - interrupt-controller: This is an interrupt controller.
10 - reg: The base address of the CIU's register bank.
12 - #interrupt-cells: Must be <2>. The first cell is source number.
14 value of either 4 for level semantics, or 1 for edge semantics.
17 interrupt-controller@1010000000000 {
18 compatible = "cavium,octeon-7890-ciu3";
19 interrupt-controller;
22 * 2) Trigger type: (4 == level, 1 == edge)
24 #address-cells = <0>;
[all …]
/linux/drivers/irqchip/
H A Dirq-meson-gpio.c1 // SPDX-License-Identifier: GPL-2.0-only
36 #define REG_EDGE_POL_EDGE(params, x) BIT((params)->edge_single_offset + (x))
37 #define REG_EDGE_POL_LOW(params, x) BIT((params)->pol_low_offset + (x))
38 #define REG_BOTH_EDGE(params, x) BIT((params)->edge_both_offset + (x))
55 unsigned int type, u32 *channel_hwirq);
57 unsigned int type, u32 *channel_hwirq);
64 unsigned int type, u32 *channel_hwirq);
79 #define INIT_MESON_COMMON(irqs, init, sel, type) \ argument
84 .gpio_irq_set_type = type, \
186 { .compatible = "amlogic,meson8-gpio-intc", .data = &meson8_params },
[all …]
H A Dirq-ftintc010.c1 // SPDX-License-Identifier: GPL-2.0
6 * Based on arch/arm/mach-gemini/irq.c
7 * Copyright (C) 2001-2006 Storlink, Corp.
8 * Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@gmail.com>
29 /* Selects level- or edge-triggered */
31 /* Selects active low/high or falling/rising edge */
42 * struct ft010_irq_data - irq data container for the Faraday IRQ controller
58 mask = readl(FT010_IRQ_MASK(f->base)); in ft010_irq_mask()
60 writel(mask, FT010_IRQ_MASK(f->base)); in ft010_irq_mask()
68 mask = readl(FT010_IRQ_MASK(f->base)); in ft010_irq_unmask()
[all …]
/linux/include/soc/at91/
H A Datmel_tcb.h17 * Many 32-bit Atmel SOCs include one or more TC blocks, each of which holds
18 * three general-purpose 16-bit timers. These timers share one register bank.
23 * clocks or clock gates, and per-timer TIOA and TIOB signals used for PWM
37 * struct atmel_tcb_config - SoC data for a Timer/Counter Block
50 * struct atmel_tc - information about a Timer/Counter Block
80 /* platform-specific ATMEL_TC_TIMER_CLOCKx divisors (0 means 32KiHz) */
85 * Two registers have block-wide controls. These are: configuring the three
119 * when it's not "external") is silicon-specific. AT91 platforms use one
120 * set of definitions; AVR32 platforms use a different set. Don't hard-wire
130 * PWM output, and TIOB as either another PWM or as a trigger. Capture mode
[all …]
/linux/Documentation/devicetree/bindings/gpio/
H A Dnvidia,tegra20-gpio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/gpio/nvidia,tegra20-gpio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NVIDIA Tegra GPIO Controller (Tegra20 - Tegra210)
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
16 - enum:
17 - nvidia,tegra20-gpio
18 - nvidia,tegra30-gpio
[all …]
H A Dsocionext,uniphier-gpio.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/gpio/socionext,uniphier-gpio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Masahiro Yamada <yamada.masahiro@socionext.com>
14 pattern: "^gpio@[0-9a-f]+$"
17 const: socionext,uniphier-gpio
22 gpio-controller: true
24 "#gpio-cells":
27 interrupt-controller: true
[all …]
H A Dfairchild,74hc595.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Generic 8-bit shift register
11 have a rising-edge triggered latch clock (or storage register clock) pin,
12 which behaves like an active-low chip select.
15 the 74HC595 sees as a rising edge on the latch clock that results in a
21 latch clock * trigger
27 - Maxime Ripard <mripard@kernel.org>
32 - fairchild,74hc595
[all …]
/linux/arch/x86/kernel/acpi/
H A Dboot.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * boot.c - Architecture-Specific Low-Level ACPI Boot Support
22 #include <linux/efi-bgrt.h>
76 * ->device_hotplug_lock
77 * ->acpi_ioapic_lock
78 * ->ioapic_lock
80 * ->acpi_ioapic_lock
81 * ->ioapic_mutex
82 * ->ioapic_lock
87 /* --------------------------------------------------------------------------
[all …]
/linux/drivers/pinctrl/starfive/
H A Dpinctrl-starfive-jh7100.c1 // SPDX-License-Identifier: GPL-2.0
26 #include <dt-bindings/pinctrl/pinctrl-starfive-jh7100.h>
29 #include "../pinctrl-utils.h"
33 #define DRIVER_NAME "pinctrl-starfive"
37 * https://github.com/starfive-tech/JH7100_Docs
48 * The following 32-bit registers come in pairs, but only the offset of the
49 * first register is defined. The first controls (interrupts for) GPIO 0-31 and
50 * the second GPIO 32-63.
54 * Interrupt Type. If set to 1 the interrupt is edge-triggered. If set to 0 the
55 * interrupt is level-triggered.
[all …]
/linux/include/sound/
H A Dsoc-dai.h1 /* SPDX-License-Identifier: GPL-2.0
3 * linux/sound/soc-dai.h -- ALSA SoC Layer
5 * Copyright: 2005-2008 Wolfson Microelectronics. PLC.
66 * define GATED -> CONT. GATED will be selected if both are selected.
82 * - "normal" polarity means signal is available at rising edge o
339 int (*trigger)(struct snd_pcm_substream *, int, global() member
384 int (*trigger)(struct snd_compr_stream *, int, global() member
[all...]

12345678910