| /linux/drivers/clk/sunxi/ |
| H A D | clk-sun4i-tcon-ch1.c | 36 struct tcon_ch1_clk *tclk = hw_to_tclk(hw); in tcon_ch1_disable() local
40 spin_lock_irqsave(&tclk->lock, flags); in tcon_ch1_disable()
41 reg = readl(tclk->reg); in tcon_ch1_disable()
43 writel(reg, tclk->reg); in tcon_ch1_disable()
44 spin_unlock_irqrestore(&tclk->lock, flags); in tcon_ch1_disable()
49 struct tcon_ch1_clk *tclk = hw_to_tclk(hw); in tcon_ch1_enable() local
53 spin_lock_irqsave(&tclk->lock, flags); in tcon_ch1_enable()
54 reg = readl(tclk->reg); in tcon_ch1_enable()
56 writel(reg, tclk->reg); in tcon_ch1_enable()
57 spin_unlock_irqrestore(&tclk->lock, flags); in tcon_ch1_enable()
[all …]
|
| /linux/arch/arm/mach-dove/ |
| H A D | common.c | 71 static struct clk *tclk; variable
87 tclk = clk_register_fixed_rate(NULL, "tclk", NULL, 0, dove_tclk); in dove_clk_init()
89 usb0 = dove_register_gate("usb0", "tclk", CLOCK_GATING_BIT_USB0); in dove_clk_init()
90 usb1 = dove_register_gate("usb1", "tclk", CLOCK_GATING_BIT_USB1); in dove_clk_init()
91 sata = dove_register_gate("sata", "tclk", CLOCK_GATING_BIT_SATA); in dove_clk_init()
92 pex0 = dove_register_gate("pex0", "tclk", CLOCK_GATING_BIT_PCIE0); in dove_clk_init()
93 pex1 = dove_register_gate("pex1", "tclk", CLOCK_GATING_BIT_PCIE1); in dove_clk_init()
94 sdio0 = dove_register_gate("sdio0", "tclk", CLOCK_GATING_BIT_SDIO0); in dove_clk_init()
95 sdio1 = dove_register_gate("sdio1", "tclk", CLOCK_GATING_BIT_SDIO1); in dove_clk_init()
96 nand = dove_register_gate("nand", "tclk", CLOCK_GATING_BIT_NAND); in dove_clk_init()
[all …]
|
| /linux/arch/arm/plat-orion/ |
| H A D | time.c | 62 * at least 7.5ns (133MHz TCLK).
197 unsigned int irq, unsigned int tclk) in orion_time_init() argument
207 ticks_per_jiffy = (tclk + HZ/2) / HZ; in orion_time_init()
209 orion_delay_timer.freq = tclk; in orion_time_init()
215 sched_clock_register(orion_read_sched_clock, 32, tclk); in orion_time_init()
228 tclk, 300, 32, clocksource_mmio_readl_down); in orion_time_init()
237 clockevents_config_and_register(&orion_clkevt, tclk, 1, 0xfffffffe); in orion_time_init()
|
| H A D | common.c | 36 clkdev entries to the tclk. */
37 void __init orion_clkdev_init(struct clk *tclk) in orion_clkdev_init() argument
39 orion_clkdev_add(NULL, "orion_spi.0", tclk); in orion_clkdev_init()
40 orion_clkdev_add(NULL, "orion_spi.1", tclk); in orion_clkdev_init()
41 orion_clkdev_add(NULL, MV643XX_ETH_NAME ".0", tclk); in orion_clkdev_init()
42 orion_clkdev_add(NULL, MV643XX_ETH_NAME ".1", tclk); in orion_clkdev_init()
43 orion_clkdev_add(NULL, MV643XX_ETH_NAME ".2", tclk); in orion_clkdev_init()
44 orion_clkdev_add(NULL, MV643XX_ETH_NAME ".3", tclk); in orion_clkdev_init()
45 orion_clkdev_add(NULL, "orion_wdt", tclk); in orion_clkdev_init()
46 orion_clkdev_add(NULL, MV64XXX_I2C_CTLR_NAME ".0", tclk); in orion_clkdev_init()
|
| /linux/drivers/clk/ |
| H A D | clk-vt8500.c | 354 unsigned long tclk; in vt8500_find_pll_bits() local
370 tclk = (parent_rate / *prediv) * *multiplier; in vt8500_find_pll_bits()
372 if (tclk != rate) in vt8500_find_pll_bits()
374 rate, tclk); in vt8500_find_pll_bits()
458 unsigned long tclk, rate_err, best_err; in wm8750_find_pll_bits() local
466 tclk = parent_rate * (mul + 1) / ((div1 + 1) * (1 << div2)); in wm8750_find_pll_bits()
467 if (tclk > rate) in wm8750_find_pll_bits()
470 rate_err = rate - tclk; in wm8750_find_pll_bits()
506 unsigned long tclk, rate_err, best_err; in wm8850_find_pll_bits() local
514 tclk = parent_rate * ((mul + 1) * 2) / in wm8850_find_pll_bits()
[all …]
|
| /linux/drivers/power/reset/ |
| H A D | qnap-poweroff.c | 50 static unsigned long tclk; variable
55 const unsigned divisor = ((tclk + (8 * cfg->baud)) / (16 * cfg->baud)); in qnap_power_off()
94 /* We need to know tclk in order to calculate the UART divisor */ in qnap_power_off_probe()
101 tclk = clk_get_rate(clk); in qnap_power_off_probe()
|
| /linux/arch/arm/mach-mv78xx0/ |
| H A D | common.c | 108 * TCLK tick rate is configured by DEV_A[2:0] strap pins. in get_tclk()
118 panic("unknown TCLK PLL setting: %.8x\n", in get_tclk()
165 static struct clk *tclk; variable
169 tclk = clk_register_fixed_rate(NULL, "tclk", NULL, 0, get_tclk()); in clk_init()
171 orion_clkdev_init(tclk); in clk_init()
291 IRQ_MV78XX0_UART_0, tclk); in mv78xx0_uart0_init()
301 IRQ_MV78XX0_UART_1, tclk); in mv78xx0_uart1_init()
311 IRQ_MV78XX0_UART_2, tclk); in mv78xx0_uart2_init()
320 IRQ_MV78XX0_UART_3, tclk); in mv78xx0_uart3_init()
421 printk("TCLK = %dMHz\n", (get_tclk() + 499999) / 1000000); in mv78xx0_init()
|
| /linux/drivers/spi/ |
| H A D | spi-rzv2h-rspi.c | 76 struct clk *tclk; member
250 tclk_rate = clk_get_rate(rspi->tclk); in rzv2h_rspi_setup_clock()
374 if (!strcmp(clks[i].id, "tclk")) { in rzv2h_rspi_probe()
375 rspi->tclk = clks[i].clk; in rzv2h_rspi_probe()
380 if (!rspi->tclk) in rzv2h_rspi_probe()
381 return dev_err_probe(dev, -EINVAL, "Failed to get tclk\n"); in rzv2h_rspi_probe()
383 tclk_rate = clk_get_rate(rspi->tclk); in rzv2h_rspi_probe()
|
| /linux/arch/arm/mach-orion5x/ |
| H A D | common.c | 62 static struct clk *tclk; variable
66 tclk = clk_register_fixed_rate(NULL, "tclk", NULL, 0, orion5x_tclk); in clk_init()
68 orion_clkdev_init(tclk); in clk_init()
136 IRQ_ORION5X_UART0, tclk); in orion5x_uart0_init()
145 IRQ_ORION5X_UART1, tclk); in orion5x_uart1_init()
319 printk(KERN_INFO "Orion ID: %s. TCLK=%d.\n", dev_name, orion5x_tclk); in orion5x_init()
|
| H A D | board-dt.c | 42 printk(KERN_INFO "Orion ID: %s. TCLK=%d.\n", dev_name, orion5x_tclk); in orion5x_dt_init()
|
| /linux/Documentation/devicetree/bindings/spi/ |
| H A D | renesas,rzv2h-rspi.yaml | 45 - const: tclk
90 clock-names = "pclk", "pclk_sfr", "tclk";
|
| /linux/Documentation/devicetree/bindings/watchdog/ |
| H A D | snps,dw-wdt.yaml | 55 - const: tclk
102 clock-names = "tclk";
|
| /linux/drivers/clk/mvebu/ |
| H A D | common.c | 110 const char *tclk_name = "tclk"; in mvebu_coreclk_setup()
120 /* Allocate struct for TCLK, cpu clk, and core ratio clocks */ in mvebu_coreclk_setup()
134 /* Register TCLK */ in mvebu_coreclk_setup()
|
| H A D | armada-39x.c | 23 * SARL[15] : TCLK frequency
|
| /linux/Documentation/devicetree/bindings/ptp/ |
| H A D | fsl,ptp.yaml | 55 fsl,tclk-period:
150 fsl,tclk-period = <10>;
|
| /linux/arch/arm/plat-orion/include/plat/ |
| H A D | time.h | 17 unsigned int irq, unsigned int tclk);
|
| H A D | common.h | 103 void __init orion_clkdev_init(struct clk *tclk);
|
| /linux/Documentation/devicetree/bindings/power/reset/ |
| H A D | qnap-poweroff.txt | 15 - clocks: tclk clock
|
| /linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | marvell,armada-370-pinctrl.txt | 52 mpp31 31 gpio, tclk, ge0(txerr)
94 mpp63 63 gpio, spi0(sck), tclk
|
| /linux/drivers/i2c/busses/ |
| H A D | i2c-octeon-core.c | 826 int tclk, thp_base, inc, thp_idx, mdiv_idx, ndiv_idx, foscl, diff; in octeon_i2c_set_clock() local
830 * to cover wider range of divisors, note thp = TCLK half period and in octeon_i2c_set_clock()
858 tclk = i2c->twsi_freq * (mdiv_idx + 1) * ds; in octeon_i2c_set_clock()
859 tclk *= (1 << ndiv_idx); in octeon_i2c_set_clock()
861 thp_base = (i2c->sys_freq / tclk) - 2; in octeon_i2c_set_clock()
863 thp_base = (i2c->sys_freq / (tclk * 2)) - 1; in octeon_i2c_set_clock()
|
| /linux/arch/mips/include/asm/octeon/ |
| H A D | cvmx-uctlx-defs.h | 357 uint64_t tclk:1; member
365 uint64_t tclk:1;
|
| /linux/drivers/pinctrl/ |
| H A D | pinctrl-pef2256.c | 236 PEF2256_FUNCTION("TCLK", PEF2256_2X_PC_XPC_TCLK, pef2256_xp_groups),
264 PEF2256_FUNCTION("TCLK", PEF2256_12_PC_XPC_TCLK, pef2256_xp_groups),
|
| /linux/arch/powerpc/boot/dts/fsl/ |
| H A D | bsc9131rdb.dtsi | 87 fsl,tclk-period = <5>;
|
| H A D | bsc9132qds.dtsi | 94 fsl,tclk-period = <5>;
|
| /linux/arch/sh/include/mach-common/mach/ |
| H A D | urquell.h | 50 #define TCLKCR_OFS 0x0180 /* TCLK Control register */
|