/freebsd/sys/contrib/device-tree/Bindings/net/ |
H A D | allwinner,sun8i-a83t-emac.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/net/allwinner,sun8i-a83t-emac.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Che [all...] |
H A D | ti,icssg-prueth.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/ti,icssg-prueth.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Md Danish Anwar <danishanwar@ti.com> 13 Ethernet based on the Programmable Real-Time Unit and Industrial 19 - ti,am642-icssg-prueth # for AM64x SoC family 20 - ti,am654-icssg-prueth # for AM65x SoC family 21 - ti,am654-sr1-icssg-prueth # for AM65x SoC family, SR1.0 32 dma-names: [all …]
|
H A D | mediatek-dwmac.txt | 9 - compatible: Should be "mediatek,mt2712-gmac" for MT2712 SoC 10 - reg: Address and length of the register set for the device 11 - interrupts: Should contain the MAC interrupts 12 - interrupt-names: Should contain a list of interrupt names corresponding to 15 - clocks: Must contain a phandle for each entry in clock-names. 16 - clock-names: The name of the clock listed in the clocks property. These are 18 - mac-address: See ethernet.txt in the same directory 19 - phy-mode: See ethernet.txt in the same directory 20 - mediatek,pericfg: A phandle to the syscon node that control ethernet 21 interface and timing delay. [all …]
|
H A D | ingenic,mac.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com> 18 - ingenic,jz4775-mac 19 - ingenic,x1000-mac 20 - ingenic,x1600-mac 21 - ingenic,x1830-mac 22 - ingenic,x2000-mac 30 interrupt-names: [all …]
|
H A D | mediatek-dwmac.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/mediatek-dwma [all...] |
H A D | rockchip-dwmac.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/net/rockchip-dwmac.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - David Wu <david.wu@rock-chips.com> 18 - rockchip,px30-gmac 19 - rockchip,rk3128-gmac 20 - rockchip,rk3228-gmac 21 - rockchip,rk3288-gmac 22 - rockchip,rk3308-gmac [all …]
|
H A D | rockchip-dwmac.txt | 6 - compatible: should be "rockchip,<name>-gamc" 7 "rockchip,px30-gmac": found on PX30 SoCs 8 "rockchip,rk3128-gmac": found on RK312x SoCs 9 "rockchip,rk3228-gmac": found on RK322x SoCs 10 "rockchip,rk3288-gmac": found on RK3288 SoCs 11 "rockchip,rk3328-gmac": found on RK3328 SoCs 12 "rockchip,rk3366-gmac": found on RK3366 SoCs 13 "rockchip,rk3368-gmac": found on RK3368 SoCs 14 "rockchip,rk3399-gmac": found on RK3399 SoCs 15 "rockchip,rv1108-gmac": found on RV1108 SoCs [all …]
|
H A D | ti,k3-am654-cpsw-nuss.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/ti,k3-am654-cpsw-nuss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Siddharth Vadapalli <s-vadapalli@ti.com> 11 - Roger Quadros <rogerq@kernel.org> 22 Complex (UDMA-P) controller. 39 RMII/RGMII Interfaces support 52 "#address-cells": true 53 "#size-cells": true [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/ti/ |
H A D | k3-am654-idk.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2018-2024 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/net/ti-dp83867.h> 13 #include "k3-pinctrl.h" 17 ethernet3 = "/icssg0-eth/ethernet-ports/port@0"; 18 ethernet4 = "/icssg0-eth/ethernet-ports/port@1"; 19 ethernet5 = "/icssg1-eth/ethernet-ports/port@0"; 20 ethernet6 = "/icssg1-eth/ethernet-ports/port@1"; [all …]
|
H A D | k3-am654-icssg2.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 5 * Copyright (C) 2018-2024 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 11 #include <dt-bindings/net/ti-dp83867.h> 12 #include "k3-pinctrl.h" 16 ethernet1 = "/icssg2-eth/ethernet-ports/port@0"; 17 ethernet2 = "/icssg2-eth/ethernet-ports/port@1"; 20 /* Ethernet node on PRU-ICSSG2 */ 21 icssg2_eth: icssg2-eth { 22 compatible = "ti,am654-icssg-prueth"; [all …]
|
H A D | k3-am642-phyboard-electra-rdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * Copyright (C) 2021-2024 PHYTEC America, LLC - https://www.phytec.com 6 * Copyright (C) 2022-2024 PHYTEC Messtechnik GmbH 10 * https://www.phytec.com/product/phyboard-am64x 13 /dts-v1/; 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/input/input.h> 17 #include <dt-bindings/leds/common.h> 18 #include <dt-bindings/leds/leds-pca9532.h> 19 #include <dt-bindings/phy/phy.h> [all …]
|
H A D | k3-am65-iot2050-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) Siemens AG, 2018-2024 12 #include <dt-bindings/leds/common.h> 13 #include <dt-bindings/phy/phy.h> 14 #include <dt-bindings/net/ti-dp83867.h> 36 stdout-path = "serial3:115200n8"; 39 reserved-memory { 40 #address-cells = <2>; 41 #size-cells = <2>; 44 secure_ddr: secure-ddr@9e800000 { [all …]
|
H A D | k3-am642-sr-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright (C) 2023 Josua Mayer <josua@solid-run.com> 7 #include <dt-bindings/net/ti-dp83869.h> 11 compatible = "solidrun,am642-sr-som", "ti,am642"; 24 stdout-path = "serial2:115200n8"; 29 compatible = "ti,am642-icssg-prueth"; 30 pinctrl-names = "default"; 31 pinctrl-0 = <&pru_rgmii1_default_pins>, <&pru_rgmii2_default_pins>; 35 firmware-name = "ti-pruss/am65x-sr2-pru0-prueth-fw.elf", 36 "ti-pruss/am65x-sr2-rtu0-prueth-fw.elf", [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/gemini/ |
H A D | gemini-sq201.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 /dts-v1/; 9 #include <dt-bindings/input/input.h> 14 #address-cells = <1>; 15 #size-cells = <1>; 24 stdout-path = &uart0; 28 compatible = "gpio-keys"; 30 button-setup { 31 debounce-interval = <100>; 32 wakeup-source; [all …]
|
H A D | gemini-sl93512r.dts | 1 // SPDX-License-Identifier: GPL-2.0 5 * "Gemini324 EV-Board" before Storm acquired Storlink Semiconductor. 9 /dts-v1/; 12 #include <dt-bindings/input/input.h> 15 model = "Storlink Semiconductor Gemini324 EV-Board / Storm Semiconductor SL93512R_BRD"; 17 #address-cells = <1>; 18 #size-cells = <1>; 28 stdout-path = &uart0; 32 compatible = "gpio-keys"; 34 button-wps { [all …]
|
H A D | gemini-nas4220b.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree file for the Gemini-based Raidsonic NAS IB-4220-B 6 /dts-v1/; 9 #include <dt-bindings/input/input.h> 12 model = "Raidsonic NAS IB-4220-B"; 13 compatible = "raidsonic,ib-4220-b", "cortina,gemini"; 14 #address-cells = <1>; 15 #size-cells = <1>; 24 stdout-path = &uart0; 28 compatible = "gpio-keys"; [all …]
|
H A D | gemini-dlink-dns-313.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree file for D-Link DNS-313 1-Bay Network Storage Enclosure 6 /dts-v1/; 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/thermal/thermal.h> 13 model = "D-Link DNS-313 1-Bay Network Storage Enclosure"; 14 compatible = "dlink,dns-313", "cortina,gemini"; 15 #address-cells = <1>; 16 #size-cells = <1>; 19 /* 64 MB SDRAM in a Nanya NT5DS32M16BS-6K package */ [all …]
|
H A D | gemini-dlink-dir-685.dts | 2 * Device Tree file for D-Link DIR-685 Xtreme N Storage Router 5 /dts-v1/; 8 #include <dt-bindings/input/input.h> 11 model = "D-Link DIR-685 Xtreme N Storage Router"; 12 compatible = "dlink,dir-685", "cortina,gemini"; 13 #address-cells = <1>; 14 #size-cells = <1>; 17 /* 128 MB SDRAM in 2 x Hynix HY5DU121622DTP-D43 */ 24 stdout-path = "uart0:19200n8"; 28 compatible = "gpio-keys"; [all …]
|
/freebsd/sys/arm/allwinner/ |
H A D | if_awg.c | 1 /*- 65 #include <dev/syscon/syscon.h> 71 #define RD4(sc, reg) bus_read_4((sc)->res[_RES_EMAC], (reg)) 72 #define WR4(sc, reg, val) bus_write_4((sc)->res[_RES_EMAC], (reg), (val)) 74 #define AWG_LOCK(sc) mtx_lock(&(sc)->mtx) 75 #define AWG_UNLOCK(sc) mtx_unlock(&(sc)->mtx); 76 #define AWG_ASSERT_LOCKED(sc) mtx_assert(&(sc)->mtx, MA_OWNED) 77 #define AWG_ASSERT_UNLOCKED(sc) mtx_assert(&(sc)->mtx, MA_NOTOWNED) 86 #define TX_NEXT(n) (((n) + 1) & (TX_DESC_COUNT - 1)) 87 #define TX_SKIP(n, o) (((n) + (o)) & (TX_DESC_COUNT - 1)) [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/socionext/ |
H A D | uniphier-pxs3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/uniphier-gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-binding [all...] |
H A D | uniphier-ld20.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/uniphier-gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gi [all...] |
/freebsd/sys/contrib/device-tree/src/arm64/broadcom/stingray/ |
H A D | stingray.dtsi | 4 * Copyright(c) 2015-2017 Broadcom. All rights reserved. 33 #include <dt-bindings/interrupt-controller/arm-gic.h> 37 interrupt-parent = <&gic>; 38 #address-cells = <2>; 39 #size-cells = <2>; 42 #address-cells = <2>; 43 #size-cells = <0>; 47 compatible = "arm,cortex-a72"; 49 enable-method = "psci"; 50 next-level-cache = <&CLUSTER0_L2>; [all …]
|
/freebsd/sys/dev/dwc/ |
H A D | if_dwc_rk.c | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 48 #include <dev/syscon/syscon.h> 127 struct syscon *grf; 167 {"rockchip,rk3288-gmac", (uintptr_t)&rk3288_ops}, 168 {"rockchip,rk3328-gmac", (uintptr_t)&rk3328_ops}, 169 {"rockchip,rk3399-gmac", (uintptr_t)&rk3399_ops}, 179 if (!mii_contype_is_rgmii(sc->base.phy_mode)) in rk3328_set_delays() 182 reg = SYSCON_READ_4(sc->grf, RK3328_GRF_MAC_CON0); in rk3328_set_delays() 186 reg = SYSCON_READ_4(sc->grf, RK3328_GRF_MAC_CON1); in rk3328_set_delays() [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/allwinner/ |
H A D | sun8i-a83t.dtsi | 6 * This file is dual-licensed: you can use it either under the terms 45 #include <dt-bindings/interrupt-controller/arm-gic.h> 47 #include <dt-bindings/clock/sun8i-a83t-ccu.h> 48 #include <dt-bindings/clock/sun8i-de2.h> 49 #include <dt-bindings/clock/sun8i-r-ccu.h> 50 #include <dt-bindings/reset/sun8i-a83t-ccu.h> 51 #include <dt-bindings/reset/sun8i-de2.h> 52 #include <dt-bindings/reset/sun8i-r-ccu.h> 53 #include <dt-bindings/thermal/thermal.h> 56 interrupt-parent = <&gic>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/socionext/ |
H A D | uniphier-pxs2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/gpio/uniphier-gpio.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/thermal/thermal.h> 13 compatible = "socionext,uniphier-pxs2"; 14 #address-cells = <1>; 15 #size-cells = <1>; 18 #address-cells = <1>; 19 #size-cells = <0>; [all …]
|