| /freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
| H A D | mediatek,mt76x8-pinctrl.yaml | 42 spi, spi cs1, spis, sw_r, uart0, uart1, uart2, utif, wdt,
83 spi cs1, spis, uart0, uart1, uart2, wdt, wled_an,
266 enum: [spis]
343 const: spis
347 enum: [spis]
393 p3led_kn, p4led_an, p4led_kn, pwm0, pwm1, sdmode, spis]
|
| H A D | ralink,mt7620-pinctrl.yaml | 47 spis, sw_r, uart0, uart1, uart2, utif, wdt, wled_an, wled_kn, -]
102 sdmode, spi, spi cs1, spis, uart0, uart1, uart2,
384 enum: [spis]
502 const: spis
506 enum: [spis]
570 p3led_kn, p4led_an, p4led_kn, pwm0, pwm1, sdmode, spis]
|
| H A D | img,pistachio-pinctrl.txt | 64 mfio11 spis
65 mfio12 spis
66 mfio13 spis
67 mfio14 spis
|
| H A D | starfive,jh7110-sys-pinctrl.yaml | 16 includes a number of other UARTs, I2Cs, SPIs, PWMs etc.
|
| H A D | starfive,jh7100-pinctrl.yaml | 41 UARTs, I2Cs, SPIs, PWMs etc. All these peripherals are connected to all 64
|
| /freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/ |
| H A D | al,alpine-msix.txt | 13 - al,msi-num-spis: number of SPIs assigned to the MSI frame, relative to SPI0
24 al,msi-num-spis = <160>;
|
| H A D | socionext,synquacer-exiu.txt | 5 level-high type GICv3 SPIs.
20 - Only SPIs can use the EXIU as an interrupt parent.
|
| H A D | arm,gic.yaml | 84 2 = high-to-low edge triggered (invalid for SPIs)
86 8 = active low level-sensitive (invalid for SPIs).
174 arm,msi-num-spis:
176 this property should contain the number of SPIs assigned to the
|
| H A D | ti,omap4-wugen-mpu | 20 - Only SPIs can use the WUGEN as an interrupt parent. SGIs and PPIs
|
| H A D | nvidia,tegra20-ictlr.txt | 27 - Only SPIs can use the ictlr as an interrupt parent. SGIs and PPIs
|
| H A D | socionext,synquacer-exiu.yaml | 15 level-high type GICv3 SPIs.
|
| H A D | qcom,mpm.yaml | 64 A set of MPM pin numbers and the corresponding GIC SPIs.
|
| /freebsd/sys/contrib/device-tree/src/arm64/broadcom/northstar2/ |
| H A D | ns2.dtsi | 376 arm,msi-num-spis = <16>;
385 arm,msi-num-spis = <16>;
394 arm,msi-num-spis = <16>;
403 arm,msi-num-spis = <16>;
412 arm,msi-num-spis = <16>;
421 arm,msi-num-spis = <16>;
430 arm,msi-num-spis = <16>;
439 arm,msi-num-spis = <16>;
|
| /freebsd/sys/contrib/device-tree/Bindings/arm/ |
| H A D | pmu.yaml | 81 When using SPIs, specifies a list of phandles to CPU
83 the SPIs listed in the interrupts property.
|
| /freebsd/sys/contrib/device-tree/src/arm64/marvell/ |
| H A D | armada-ap80x.dtsi | 100 arm,msi-num-spis = <32>;
107 arm,msi-num-spis = <32>;
114 arm,msi-num-spis = <32>;
121 arm,msi-num-spis = <32>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/amd/ |
| H A D | amd-overdrive.dts | 65 arm,msi-num-spis = <256>;
|
| /freebsd/sys/contrib/device-tree/Bindings/timer/ |
| H A D | arm,arch_timer_mmio.yaml | 17 The memory mapped timer is attached to a GIC to deliver its interrupts via SPIs.
|
| H A D | arm,arch_timer.yaml | 19 to deliver its interrupts via SPIs.
|
| /freebsd/sys/arm64/arm64/ |
| H A D | gic_v3.c | 413 device_printf(dev, "SPIs: %u, IDs: %u\n", in gic_v3_attach()
861 * minimum, but we also need it below for SPIs. in gic_v3_setup_intr_periph()
978 /* SPIs in distributor */ in gic_v3_disable_intr()
1029 /* SPIs in distributor */ in gic_v3_enable_intr()
1325 /* Set all SPIs to be Group 1 Non-secure */ in gic_v3_dist_init()
1492 /* Disable SPIs */ in gic_v3_redist_init()
|
| H A D | gic_v3_fdt.c | 131 /* Add Message Based Interrupts using SPIs. */ in gic_v3_fdt_attach()
|
| /freebsd/sys/contrib/device-tree/src/arm/amazon/ |
| H A D | alpine.dtsi | 172 al,msi-num-spis = <64>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/amazon/ |
| H A D | alpine-v2.dtsi | 150 al,msi-num-spis = <160>;
|
| H A D | alpine-v3.dtsi | 360 al,msi-num-spis = <959>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/al/ |
| H A D | alpine-v2.dtsi | 151 al,msi-num-spis = <160>;
|
| /freebsd/sys/contrib/xen/hvm/ |
| H A D | dm_op.h | 437 * Only SPIs are supported.
|