Home
last modified time | relevance | path

Searched +full:sdm845 +full:- +full:pinctrl (Results 1 – 25 of 25) sorted by relevance

/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sdm845-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,sdm845-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SDM845 TLMM pin controller
10 - Bjorn Andersson <andersson@kernel.org>
11 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
14 Top Level Mode Multiplexer pin controller in Qualcomm SDM845 SoC.
17 - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#
21 const: qcom,sdm845-pinctrl
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dsdm845.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 SoC device tree source
8 #include <dt-bindings/clock/qcom,camcc-sdm845.h>
9 #include <dt-bindings/clock/qcom,dispcc-sdm845.h>
10 #include <dt-bindings/clock/qcom,gcc-sdm845.h>
11 #include <dt-bindings/clock/qcom,gpucc-sdm845.h>
12 #include <dt-bindings/clock/qcom,lpass-sdm845.h>
13 #include <dt-bindings/clock/qcom,rpmh.h>
14 #include <dt-bindings/clock/qcom,videocc-sdm845.h>
15 #include <dt-bindings/dma/qcom-gpi.h>
[all …]
H A Dsdm845-xiaomi-beryllium-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 /dts-v1/;
5 #include <dt-bindings/leds/common.h>
6 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
7 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
8 #include <dt-bindings/sound/qcom,q6afe.h>
9 #include <dt-bindings/sound/qcom,q6asm.h>
10 #include "sdm845.dtsi"
11 #include "sdm845-wcd9340.dtsi"
16 * Delete following upstream (sdm845.dtsi) reserved
[all …]
H A Dsdm845-oneplus-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 OnePlus 6(T) (enchilada / fajita) common device tree source
8 /dts-v1/;
10 #include <dt-bindings/input/linux-event-codes.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include <dt-bindings/sound/qcom,q6afe.h>
14 #include <dt-bindings/sound/qcom,q6asm.h>
16 #include "sdm845.dtsi"
17 #include "sdm845-wcd9340.dtsi"
[all …]
H A Dsdm845-xiaomi-polaris.dts1 // SPDX-License-Identifier: BSD-3-Clause
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
12 #include <dt-bindings/input/linux-event-codes.h>
13 #include <dt-bindings/sound/qcom,q6afe.h>
14 #include <dt-bindings/sound/qcom,q6asm.h>
15 #include "sdm845.dtsi"
16 #include "sdm845-wcd9340.dtsi"
[all …]
H A Dsdm845-lg-judyln.dts1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 LG G7 (judyln) device tree.
8 /dts-v1/;
10 #include "sdm845-lg-common.dtsi"
14 compatible = "lg,judyln", "qcom,sdm845";
18 compatible = "simple-framebuffer";
24 lab-supply = <&lab>;
25 ibb-supply = <&ibb>;
30 gpio-keys {
31 pinctrl-0 = <&vol_up_pin_a &thinq_key_default>;
[all …]
H A Dsdm845-cheza-r2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include "sdm845-cheza.dtsi"
14 compatible = "google,cheza-rev2", "qcom,sdm845";
17 * FIXED REGULATORS (not in sdm845-cheza.dtsi) - parents above children
27 pp3500_a_vbob: pp3500-a-vbob-regulator {
28 compatible = "regulator-fixed";
29 regulator-name = "vreg_bob";
35 regulator-always-on;
36 regulator-boot-on;
[all …]
H A Dsdm845-cheza-r1.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include "sdm845-cheza.dtsi"
14 compatible = "google,cheza-rev1", "qcom,sdm845";
17 * FIXED REGULATORS (not in sdm845-cheza.dtsi) - parents above children
27 pp3500_a_vbob: pp3500-a-vbob-regulator {
28 compatible = "regulator-fixed";
29 regulator-name = "vreg_bob";
35 regulator-always-on;
36 regulator-boot-on;
[all …]
H A Dsdm845-mtp.dts1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 MTP board device tree source
8 /dts-v1/;
10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
11 #include "sdm845.dtsi"
16 model = "Qualcomm Technologies, Inc. SDM845 MTP";
17 compatible = "qcom,sdm845-mtp", "qcom,sdm845";
18 chassis-type = "handset";
25 stdout-path = "serial0:115200n8";
28 vph_pwr: vph-pwr-regulator {
[all …]
H A Dsdm845-oneplus-enchilada.dts1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 OnePlus 6 (enchilada) device tree.
8 #include "sdm845-oneplus-common.dtsi"
12 compatible = "oneplus,enchilada", "qcom,sdm845";
13 chassis-type = "handset";
14 qcom,msm-id = <0x141 0x20001>;
15 qcom,board-id = <8 0 17819 22>;
18 compatible = "simple-battery";
20 charge-full-design-microamp-hours = <3300000>;
21 voltage-min-design-microvolt = <3400000>;
[all …]
H A Dsdm845-sony-xperia-tama.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/input/input.h>
7 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
9 #include "sdm845.dtsi"
15 qcom,msm-id = <321 0x20001>; /* SDM845 v2.1 */
16 qcom,board-id = <8 0>;
24 stdout-path = "serial0:115200n8";
27 gpio-keys {
28 compatible = "gpio-keys";
[all …]
H A Dsdm845-cheza-r3.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include "sdm845-cheza.dtsi"
14 compatible = "google,cheza", "qcom,sdm845";
17 /* PINCTRL - board-specific pinctrl */
20 gpio-line-names = "AP_SPI_FP_MISO",
H A Dsdm850-lenovo-yoga-c630.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include <dt-bindings/input/gpio-keys.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include <dt-bindings/sound/qcom,q6afe.h>
14 #include <dt-bindings/sound/qcom,q6asm.h>
16 #include "sdm845-wcd9340.dtsi"
20 * Update following upstream (sdm845.dtsi) reserved
24 /delete-node/ &ipa_fw_mem;
[all …]
H A Dsdm850-samsung-w737.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
11 #include <dt-bindings/input/gpio-keys.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 #include <dt-bindings/sound/qcom,q6afe.h>
15 #include <dt-bindings/sound/qcom,q6asm.h>
17 #include "sdm845-wcd9340.dtsi"
21 * Update following upstream (sdm845.dtsi) reserved
[all …]
H A Dsdm845-lg-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 LG G7 / V35 (judyln / judyp) common device tree
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
12 #include "sdm845.dtsi"
16 /delete-node/ &adsp_mem;
17 /delete-node/ &cdsp_mem;
18 /delete-node/ &gpu_mem;
19 /delete-node/ &ipa_fw_mem;
[all …]
H A Dsdm845-wcd9340.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 SoC device tree source
13 #address-cells = <2>;
14 #size-cells = <0>;
24 slim-ifc-dev = <&wcd9340_ifd>;
26 #sound-dai-cells = <1>;
28 interrupts-extended = <&tlmm 54 IRQ_TYPE_LEVEL_HIGH>;
29 interrupt-controller;
30 #interrupt-cells = <1>;
32 clock-names = "extclk";
[all …]
H A Dsdm845-samsung-starqltechn.dts1 // SPDX-License-Identifier: GPL-2.0
3 * SDM845 Samsung S9 (SM-G9600) (starqltechn / star2qltechn) common device tree source
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
12 #include "sdm845.dtsi"
15 chassis-type = "handset";
16 model = "Samsung Galaxy S9 SM-G9600";
17 compatible = "samsung,starqltechn", "qcom,sdm845";
20 #address-cells = <2>;
[all …]
H A Dqcm2290.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
8 #include <dt-bindings/clock/qcom,dispcc-qcm2290.h>
9 #include <dt-bindings/clock/qcom,gcc-qcm2290.h>
10 #include <dt-bindings/clock/qcom,qcm2290-gpucc.h>
11 #include <dt-bindings/clock/qcom,rpmcc.h>
12 #include <dt-bindings/dma/qcom-gpi.h>
13 #include <dt-bindings/firmware/qcom,scm.h>
14 #include <dt-bindings/gpio/gpio.h>
15 #include <dt-bindings/interrupt-controller/arm-gic.h>
16 #include <dt-bindings/interconnect/qcom,qcm2290.h>
[all …]
H A Dx1e80100.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmh.h>
7 #include <dt-bindings/clock/qcom,sc8280xp-lpasscc.h>
8 #include <dt-bindings/clock/qcom,x1e80100-dispcc.h>
9 #include <dt-bindings/clock/qcom,x1e80100-gcc.h>
10 #include <dt-bindings/clock/qcom,x1e80100-gpucc.h>
11 #include <dt-bindings/clock/qcom,x1e80100-tcsr.h>
12 #include <dt-bindings/dma/qcom-gpi.h>
13 #include <dt-bindings/interconnect/qcom,icc.h>
14 #include <dt-bindings/interconnect/qcom,x1e80100-rpmh.h>
[all …]
H A Dsa8775p.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
7 #include <dt-bindings/interconnect/qcom,icc.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/clock/qcom,rpmh.h>
10 #include <dt-bindings/clock/qcom,sa8775p-dispcc.h>
11 #include <dt-bindings/clock/qcom,sa8775p-gcc.h>
12 #include <dt-bindings/clock/qcom,sa8775p-gpucc.h>
13 #include <dt-bindings/dma/qcom-gpi.h>
14 #include <dt-bindings/interconnect/qcom,sa8775p-rpmh.h>
15 #include <dt-bindings/mailbox/qcom-ipcc.h>
[all …]
/linux/Documentation/devicetree/bindings/display/
H A Dtruly,nt35597.txt4 for use in the 2K display on the Qualcomm SDM845 MTP board.
7 - compatible: should be "truly,nt35597-2K-display"
8 - vdda-supply: phandle of the regulator that provides the supply voltage
10 - vdispp-supply: phandle of the regulator that provides the supply voltage
12 - vdispn-supply: phandle of the regulator that provides the supply voltage
14 - reset-gpios: phandle of gpio for reset line
15 This should be 8mA, gpio can be configured using mux, pinctrl, pinctrl-names
17 - mode-gpios: phandle of the gpio for choosing the mode of the display
20 - ports: This device has two video ports driven by two DSIs. Their connections
23 - port@0: DSI input port driven by master DSI
[all …]
/linux/Documentation/devicetree/bindings/soc/qcom/
H A Dqcom,geni-se.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/qcom/qcom,geni-se.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
23 - qcom,geni-se-qup
24 - qcom,geni-se-i2c-master-hub
30 clock-names:
38 "#address-cells":
41 "#size-cells":
[all …]
/linux/drivers/pinctrl/qcom/
H A Dpinctrl-sdm845.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
11 #include "pinctrl-msm.h"
67 .mux_bit = -1, \
70 .oe_bit = -1, \
71 .in_bit = -1, \
72 .out_bit = -1, \
73 .intr_enable_bit = -1, \
74 .intr_status_bit = -1, \
75 .intr_target_bit = -1, \
[all …]
/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]
/linux/drivers/mmc/host/
H A Dsdhci-msm.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * drivers/mmc/host/sdhci-msm.c - Qualcomm SDHCI Platform driver
5 * Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
18 #include <linux/pinctrl/consumer.h>
23 #include "sdhci-cqhci.h"
24 #include "sdhci-pltfm.h"
123 #define INVALID_TUNING_PHASE -1
140 /* Max load for eMMC Vdd-io supply */
146 /* Max load for SD Vdd-io supply */
150 msm_host->var_ops->msm_readl_relaxed(host, offset)
[all …]