Home
last modified time | relevance | path

Searched +full:sdhci +full:- +full:caps (Results 1 – 25 of 26) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/mmc/
H A Dsdhci.txt7 - sdhci-caps-mask: The sdhci capabilities register is incorrect. This 64bit
8 property corresponds to the bits in the sdhci capability register. If the bit
10 turned off, before applying sdhci-caps.
11 - sdhci-caps: The sdhci capabilities register is incorrect. This 64bit
12 property corresponds to the bits in the sdhci capability register. If the
H A Dsdhci-common.yaml1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/mmc/sdhci-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: SDHCI Controller Common Properties
10 - Adrian Hunter <adrian.hunter@intel.com>
13 Common properties present on Secure Digital Host Controller Interface (SDHCI)
17 sdhci-caps:
20 Additionally present SDHCI capabilities - values for SDHCI_CAPABILITIES
23 sdhci-caps-mask:
[all …]
H A Dsdhci-am654.txt1 Device Tree Bindings for the SDHCI Controllers present on TI's AM654 SOCs
7 [2] Documentation/devicetree/bindings/clock/clock-bindings.txt
8 [3] Documentation/devicetree/bindings/interrupt-controller/interrupts.txt
11 - compatible: should be one of:
12 "ti,am654-sdhci-5.1": SDHCI on AM654 device.
13 "ti,j721e-sdhci-8bit": 8 bit SDHCI on J721E device.
14 "ti,j721e-sdhci-4bit": 4 bit SDHCI on J721E device.
15 - reg: Must be two entries.
16 - The first should be the sdhci register space
17 - The second should the subsystem/phy register space
[all …]
H A Dsdhci-am654.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 # Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
4 ---
5 $id: http://devicetree.org/schemas/mmc/sdhci-am654.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Ulf Hansson <ulf.hansson@linaro.org>
14 - $ref: sdhci-common.yaml#
19 - enum:
20 - ti,am62-sdhci
21 - ti,am64-sdhci-4bit
[all …]
/freebsd/sys/arm/nvidia/
H A Dtegra_sdhci.c1 /*-
29 * SDHCI driver glue for NVIDIA Tegra family
58 #include <dev/sdhci/sdhci.h>
59 #include <dev/sdhci/sdhci_fdt_gpio.h>
95 {"nvidia,tegra124-sdhci", 1},
96 {"nvidia,tegra210-sdhci", 1},
106 u_int caps; /* If we override SDHCI_CAPABILITIES */ member
122 return (bus_read_4(sc->mem_res, off)); in RD4()
131 return (bus_read_1(sc->mem_res, off)); in tegra_sdhci_read_1()
140 return (bus_read_2(sc->mem_res, off)); in tegra_sdhci_read_2()
[all …]
/freebsd/sys/arm/ti/
H A Dti_sdhci.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
57 #include <dev/sdhci/sdhci.h>
58 #include <dev/sdhci/sdhci_fdt_gpio.h>
90 * Note that vendor Beaglebone dtsi files use "ti,omap3-hsmmc" for the am335x.
93 {"ti,am335-sdhci", 1},
94 {"ti,omap3-hsmmc", 1},
95 {"ti,omap4-hsmmc", 1},
102 * the device's memory map, followed by the standard sdhci register block.
105 * access, and the various per-SoC offsets. The SDHCI_REG_OFFSET is how far
[all …]
/freebsd/sys/contrib/device-tree/src/arm/aspeed/
H A Daspeed-ast2600-evb.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
4 /dts-v1/;
6 #include "aspeed-g6.dtsi"
7 #include <dt-bindings/gpio/aspeed-gpio.h>
11 compatible = "aspeed,ast2600-evb", "aspeed,ast2600";
26 reserved-memory {
27 #address-cells = <1>;
28 #size-cells = <1>;
34 compatible = "shared-dma-pool";
41 compatible = "shared-dma-pool";
[all …]
H A Daspeed-bmc-facebook-wedge400.dts1 // SPDX-License-Identifier: GPL-2.0+
3 /dts-v1/;
5 #include <dt-bindings/gpio/aspeed-gpio.h>
6 #include "ast2500-facebook-netbmc-common.dtsi"
10 compatible = "facebook,wedge400-bm
[all...]
/freebsd/sys/dev/sdhci/
H A Dsdhci_fdt.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
29 /* Generic driver to attach sdhci controllers on simplebus.
60 #include <dev/sdhci/sdhci.h>
112 #define LOWEST_SET_BIT(mask) ((((mask) - 1) & (mask)) ^ (mask))
116 { "marvell,armada-380-sdhci", SDHCI_FDT_ARMADA38X },
117 { "qcom,sdhci-msm-v4", SDHCI_FDT_QUALCOMM },
118 { "rockchip,rk3399-sdhci-5.1", SDHCI_FDT_RK3399 },
120 { "rockchip,rk3568-dwcmshc", SDHCI_FDT_RK3568 },
121 { "xlnx,zynqmp-8.9a", SDHCI_FDT_XLNX_ZMP },
[all …]
H A Dsdhci.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
55 #include <dev/sdhci/sdhci.h>
68 SYSCTL_NODE(_hw, OID_AUTO, sdhci, CTLFLAG_RD | CTLFLAG_MPSAFE, 0,
69 "sdhci driver");
81 #define RD1(slot, off) SDHCI_READ_1((slot)->bus, (slot), (off))
82 #define RD2(slot, off) SDHCI_READ_2((slot)->bus, (slot), (off))
83 #define RD4(slot, off) SDHCI_READ_4((slot)->bus, (slot), (off))
85 SDHCI_READ_MULTI_4((slot)->bus, (slot), (off), (ptr), (count))
87 #define WR1(slot, off, val) SDHCI_WRITE_1((slot)->bus, (slot), (off), (val))
[all …]
H A Dsdhci_xenon.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
29 * Marvell Xenon SDHCI controller driver.
54 #include <dev/sdhci/sdhci.h>
55 #include <dev/sdhci/sdhci_xenon.h>
71 return (bus_read_1(sc->mem_res, off)); in sdhci_xenon_read_1()
80 bus_write_1(sc->mem_res, off, val); in sdhci_xenon_write_1()
89 return (bus_read_2(sc->mem_res, off)); in sdhci_xenon_read_2()
98 bus_write_2(sc->mem_res, off, val); in sdhci_xenon_write_2()
107 return bus_read_4(sc->mem_res, off); in sdhci_xenon_read_4()
[all …]
H A Dsdhci_fsl_fdt.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2020 - 2021 Alstom Group.
5 * Copyright (c) 2020 - 2021 Semihalf.
49 #include <dev/sdhci/sdhci.h>
50 #include <dev/sdhci/sdhci_fdt_gpio.h>
56 #define RD4 (sc->read)
57 #define WR4 (sc->write)
219 .syscon_compat = "fsl,ls1012a-scfg",
234 .syscon_compat = "fsl,ls1046a-scfg",
[all …]
H A Dsdhci.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
50 /* Controller has an off-by-one issue with timeout value */
62 /* Hardware shifts the 136-bit response, don't do it in software. */
64 /* Wait to see reset bit asserted before waiting for de-asserted */
72 /* All controller slots are non-removable. */
74 /* Issue custom Intel controller reset sequence after power-up. */
96 /* SDMA boundary in SDHCI_BLOCK_SIZE broken - use front-end supplied value. */
271 #define SDHCI_CTRL2_MMC_HS400 0x0005 /* non-standard */
311 #define SDHCI_CAN_MMC_HS400 0x80000000 /* non-standard */
[all …]
/freebsd/sys/arm/broadcom/bcm2835/
H A Dbcm2835_sdhci.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
52 #include <dev/sdhci/sdhci.h>
78 ((((NUM_DMA_SEGS * BCM_SDHCI_BUFFER_SIZE) - 1) / PAGE_SIZE) + 1)
83 ((slot)->curcmd->data->len - (slot)->offset)
95 TUNABLE_INT("hw.bcm2835.sdhci.debug", &bcm2835_sdhci_debug);
97 &bcm2835_sdhci_debug, 0, "bcm2835 SDHCI debug level");
121 .clock_src = -1,
131 .clock_src = -1,
138 {"broadcom,bcm2835-sdhci", (uintptr_t)&bcm2835_sdhci_conf},
[all …]
H A Dbcm2835_sdhost.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
35 * pin 48-53 - card slot
36 * pin 34-39 - radio module
38 * alt-0 - rubbish SDHCI (0x7e202000) aka sdhost
39 * alt-3 - advanced SDHCI (0x7e300000) aka sdhci/mmc/sdio
95 #include <dev/sdhci/sdhci.h>
183 &bcm2835_sdhost_debug, 0, "bcm2835-sdhost Debug level");
197 {"brcm,bcm2835-sdhost", 1},
237 val = bus_space_read_4(sc->sc_bst, sc->sc_bsh, off); in RD4()
[all …]
/freebsd/sys/contrib/device-tree/src/arm/microchip/
H A Dat91-sama7g5ek.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91-sama7g5ek.dts - Device Tree file for SAMA7G5-EK board
11 /dts-v1/;
12 #include "sama7g5-pinfunc.h"
14 #include <dt-bindings/mfd/atmel-flexcom.h>
15 #include <dt-bindings/input/input.h>
16 #include <dt-bindings/pinctrl/at91.h>
17 #include <dt-bindings/sound/microchip,pdmc.h>
20 model = "Microchip SAMA7G5-EK";
25 stdout-path = "serial0:115200n8";
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mm-nitrogen-r2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
11 compatible = "boundary,imx8mm-nitrogen8mm", "fsl,imx8mm";
13 reg_vref_1v8: regulator-vref-1v8 {
14 compatible = "regulator-fixed";
15 regulator-name = "vref-
[all...]
/freebsd/sys/dev/mmc/
H A Dbridge.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
33 * Group. This Simplified Specification is provided on a non-confidential
36 * Association, SD Group, SD-3C LLC or other third parties.
42 * is provided "AS-IS" without any representations or warranties of any
43 * kind. No responsibility is assumed by the SD Group, SD-3C LLC or the SD
45 * right of the SD Group, SD-3C LLC, the SD Card Association or any third
48 * SD Group, SD-3C LLC, the SD Card Association or any third party. Nothing
49 * herein shall be construed as an obligation by the SD Group, the SD-3C LLC
51 * information, know-how or other confidential information to any third party.
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/marvell/
H A Darmada-3720-turris-mox.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include <dt-bindings/bus/moxtet.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include "armada-372x.dtsi"
16 compatible = "cznic,turris-mox", "marvell,armada3720",
28 stdout-pat
[all...]
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx7-colibri.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2016-2022 Toradex
6 #include <dt-bindings/pwm/pwm.h>
15 brightness-levels = <0 45 63 88 119 158 203 255>;
16 compatible = "pwm-backlight";
17 default-brightnes
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-j721e-main.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2016-2020 Texas Instruments Incorporated - https://www.ti.com/
7 #include <dt-bindings/phy/phy.h>
8 #include <dt-bindings/phy/phy-ti.h>
9 #include <dt-bindings/mux/mux.h>
11 #include "k3-serde
[all...]
H A Dk3-j721s2-main.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
8 #include <dt-bindings/phy/phy-cadence.h>
9 #include <dt-bindings/phy/phy-ti.h>
12 serdes_refclk: clock-cmnrefclk {
13 #clock-cell
[all...]
H A Dk3-j784s4-main.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
8 #include <dt-bindings/mux/mux.h>
9 #include <dt-bindings/phy/phy.h>
10 #include <dt-bindings/phy/phy-ti.h>
12 #include "k3-serdes.h"
15 serdes_refclk: clock-serde
[all...]
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/
H A Ddra7-l4.dtsi2 compatible = "ti,dra7-l4-cfg", "simple-pm-bus";
3 power-domains = <&prm_coreaon>;
5 clock-names = "fck";
9 reg-names = "ap", "la", "ia0";
10 #address-cells = <1>;
11 #size-cells = <1>;
17 compatible = "simple-pm-bus";
18 #address-cells = <1>;
19 #size-cells = <1>;
50 target-module@2000 { /* 0x4a002000, ap 3 08.0 */
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsm8550.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmh.h>
7 #include <dt-bindings/clock/qcom,sm8450-videocc.h>
8 #include <dt-bindings/clock/qcom,sm8550-camcc.h>
9 #include <dt-binding
[all...]

12