| /freebsd/sys/contrib/device-tree/Bindings/firmware/ |
| H A D | arm,scmi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/firmware/arm,scmi.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: System Control and Management Interface (SCMI) Message Protocol 11 - Sudeep Holla <sudeep.holla@arm.com> 14 The SCMI is intended to allow agents such as OSPM to manage various functions 19 the SCMI as described in ARM document number ARM DEN 0056 ("ARM System Control 26 - $ref: /schemas/firmware/nxp,imx95-scmi.yaml 30 const: scmi [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/arm/ |
| H A D | arm,scmi.txt | 1 System Control and Management Interface (SCMI) Message Protocol 2 ---------------------------------------------------------- 4 The SCMI is intended to allow agents such as OSPM to manage various functions 9 the SCMI as described in ARM document number ARM DEN 0056A ("ARM System Control 15 The scmi node with the following properties shall be under the /firmware/ node. 17 - compatible : shall be "arm,scmi" or "arm,scmi-smc" for smc/hvc transports 18 - mboxes: List of phandle and mailbox channel specifiers. It should contain 22 - shmem : List of phandle pointing to the shared memory(SHM) area as per 24 - #address-cells : should be '1' if the device has sub-nodes, maps to 25 protocol identifier for a given sub-node. [all …]
|
| /freebsd/sys/dev/firmware/arm/ |
| H A D | scmi_smc.c | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 47 #include "scmi.h" 75 len = OF_getencprop(node, "arm,smc-id", &sc->smc_id, in scmi_smc_transport_init() 76 sizeof(sc->smc_id)); in scmi_smc_transport_init() 78 device_printf(dev, "No SMC ID found\n"); in scmi_smc_transport_init() 82 device_printf(dev, "smc id %x\n", sc->smc_id); in scmi_smc_transport_init() 84 sc->a2p_dev = scmi_shmem_get(dev, node, SCMI_CHAN_A2P); in scmi_smc_transport_init() 85 if (sc->a2p_dev == NULL) { in scmi_smc_transport_init() 90 sc->base.trs_desc.no_completion_irq = true; in scmi_smc_transport_init() [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/st/ |
| H A D | stm32mp211.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2025 - All Rights Reserved 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #address-cells = <2>; 10 #size-cells = <2>; 13 #address-cells = <1>; 14 #size-cells = <0>; 17 compatible = "arm,cortex-a35"; 20 enable-method = "psci"; 24 arm-pmu { [all …]
|
| H A D | stm32mp231.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2025 - All Rights Reserved 6 #include <dt-bindings/clock/st,stm32mp25-rcc.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/regulator/st,stm32mp25-regulator.h> 9 #include <dt-bindings/reset/st,stm32mp25-rcc.h> 12 #address-cells = <2>; 13 #size-cells = <2>; 16 #address-cells = <1>; 17 #size-cells = <0>; [all …]
|
| H A D | stm32mp251.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2023 - All Rights Reserved 6 #include <dt-bindings/clock/st,stm32mp25-rcc.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/reset/st,stm32mp25-rcc.h> 9 #include <dt-bindings/regulator/st,stm32mp25-regulator.h> 10 #include <dt-bindings/phy/phy.h> 13 #address-cells = <2>; 14 #size-cells = <2>; 17 #address-cells = <1>; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/blaize/ |
| H A D | blaize-blzp1600.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 interrupt-parent = <&gic>; 13 #address-cells = <2>; 14 #size-cells = <2>; 17 #address-cells = <2>; 18 #size-cells = <0>; 21 compatible = "arm,cortex-a53"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/st/ |
| H A D | stm32mp15-scmi.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2022 - All Rights Reserved 7 #include <dt-bindings/regulator/st,stm32mp15-regulator.h> 12 compatible = "linaro,optee-tz"; 13 method = "smc"; 14 interrupt-parent = <&intc>; 18 scmi: scmi { label 19 compatible = "linaro,scmi-optee"; 20 #address-cells = <1>; 21 #size-cells = <0>; [all …]
|
| H A D | stm32mp157f-dk2-scmi.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2025 - All Rights Reserved 7 #include "stm32mp15-scmi.dtsi" 10 reserved-memory { 13 no-map; 18 compatible = "arm,smc-wdt"; 19 arm,smc-id = <0xbc000000>; 26 vdd-supply = <&scmi_vdd>; 27 vdda-supply = <&scmi_vdd>; 44 VL-supply = <&scmi_v3v3>; [all …]
|
| H A D | stm32mp151c-plyaqm.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 2 /dts-v1/; 6 #include <arm/st/stm32mp15-pinctrl.dtsi> 7 #include <arm/st/stm32mp15xxad-pinctrl.dtsi> 8 #include <arm/st/stm32mp15-scmi.dtsi> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/leds/common.h> 27 remote-endpoint = <&i2s1_endpoint>; 28 dai-format = "i2s"; 35 compatible = "linaro,optee-tz"; [all …]
|
| H A D | stm32mp131.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2021 - All Rights Reserved 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/stm32mp13-clks.h> 8 #include <dt-bindings/reset/stm32mp13-resets.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 15 #address-cells = <1>; 16 #size-cells = <0>; 19 compatible = "arm,cortex-a7"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/freescale/ |
| H A D | s32g3.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright 2021-2024 NXP 7 * Andra-Teodora Ilie <andra.ilie@nxp.com> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 14 interrupt-parent = <&gic>; 15 #address-cells = <0x02>; 16 #size-cells = <0x02>; 19 #address-cells = <1>; 20 #size-cells = <0>; 22 cpu-map { [all …]
|
| H A D | s32g2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 6 * Copyright 2017-2021, 2024 NXP 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 interrupt-parent = <&gic>; 14 #address-cells = <2>; 15 #size-cells = <2>; 17 reserved-memory { 18 #address-cells = <2>; 19 #size-cells = <2>; 23 compatible = "arm,scmi-shmem"; [all …]
|
| H A D | imx8ulp.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx8ulp-clock.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/power/imx8ulp-power.h> 10 #include <dt-bindings/thermal/thermal.h> 12 #include "imx8ulp-pinfunc.h" 15 interrupt-parent = <&gic>; 16 #address-cells = <2>; 17 #size-cells = <2>; [all …]
|
| H A D | imx94.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright 2024-2025 NXP 6 #include <dt-bindings/dma/fsl-edma.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include "imx94-clock.h" 12 #include "imx94-pinfunc.h" 13 #include "imx94-power.h" 16 #address-cells = <2>; [all …]
|
| H A D | imx95.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR MIT) 6 #include <dt-bindings/clock/nxp,imx95-clock.h> 7 #include <dt-bindings/dma/fsl-edma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/thermal/thermal.h> 13 #include "imx95-clock.h" 14 #include "imx95-pinfunc.h" 15 #include "imx95-power.h" [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/amlogic/ |
| H A D | amlogic-c3.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/reset/amlogic,c3-reset.h> 10 #include <dt-bindings/clock/amlogic,c3-pll-clkc.h> 11 #include <dt-bindings/clock/amlogic,c3-scmi-clkc.h> 12 #include <dt-bindings/clock/amlogic,c3-peripherals-clkc.h> 13 #include <dt-bindings/power/amlogic,c3-pwrc.h> 14 #include <dt-bindings/gpio/amlogic-c3-gpio.h> [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/arm/ |
| H A D | morello.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 3 * Copyright (c) 2020-2024, Arm Limited. All rights reserved. 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 interrupt-parent = <&gic>; 11 #address-cells = <2>; 12 #size-cells = <2>; 14 soc_refclk50mhz: clock-50000000 { 15 compatible = "fixed-clock"; 16 #clock-cells = <0>; 17 clock-frequency = <50000000>; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/cix/ |
| H A D | sky1.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/clock/cix,sky1.h> 11 interrupt-parent = <&gic>; 12 #address-cells = <2>; 13 #size-cells = <2>; 16 #address-cells = <2>; 17 #size-cells = <0>; 20 compatible = "arm,cortex-a520"; 21 enable-method = "psci"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
| H A D | rk3528.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/clock/rockchip,rk3528-cru.h> 12 #include <dt-bindings/reset/rockchip,rk3528-cru.h> 17 interrupt-parent = <&gic>; 18 #address-cells = <2>; 19 #size-cells = <2>; [all …]
|
| H A D | rk3562.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rockchip,rk3562-cru.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/power/rockchip,rk3562-power.h> 11 #include <dt-bindings/pinctrl/rockchip.h> 12 #include <dt-bindings/reset/rockchip,rk3562-cru.h> 13 #include <dt-bindings/soc/rockchip,boot-mode.h> 14 #include <dt-bindings/thermal/thermal.h> [all …]
|
| H A D | rk356x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3568-cru.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3568-power.h> 12 #include <dt-bindings/soc/rockchip,boot-mode.h> 13 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; [all …]
|
| H A D | rk356x-base.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3568-cru.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3568-power.h> 12 #include <dt-bindings/soc/rockchip,boot-mode.h> 13 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; [all …]
|
| H A D | rk3576.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rockchip,rk3576-cru.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rockchip,rk3576-power.h> 12 #include <dt-bindings/reset/rockchip,rk3576-cru.h> 13 #include <dt-bindings/soc/rockchip,boot-mode.h> 18 interrupt-parent = <&gic>; [all …]
|
| H A D | rk3588-base.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rockchip,rk3588-cru.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/power/rk3588-power.h> 11 #include <dt-bindings/reset/rockchip,rk3588-cru.h> 12 #include <dt-bindings/phy/phy.h> 13 #include <dt-bindings/ata/ahci.h> 14 #include <dt-bindings/thermal/thermal.h> [all …]
|