xref: /freebsd/sys/contrib/device-tree/src/arm64/blaize/blaize-blzp1600.dtsi (revision ae5de77ed78ae54d86cead5604869212e8008e6b)

// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (c) 2024 Blaize, Inc. All rights reserved.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-a53";
			reg = <0x0 0x0>;
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <&l2>;
		};

		cpu1: cpu@1 {
			compatible = "arm,cortex-a53";
			reg = <0x0 0x1>;
			device_type = "cpu";
			enable-method = "psci";
			next-level-cache = <&l2>;
		};

		l2: l2-cache0 {
			compatible = "cache";
			cache-level = <2>;
			cache-unified;
		};
	};

	firmware {
		scmi {
			compatible = "arm,scmi-smc";
			arm,smc-id = <0x82002000>;
			#address-cells = <1>;
			#size-cells = <0>;

			shmem = <&scmi0_shm>;

			scmi_clk: protocol@14 {
				reg = <0x14>;
				#clock-cells = <1>;
			};

			scmi_rst: protocol@16 {
				reg = <0x16>;
				#reset-cells = <1>;
			};
		};
	};

	pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-affinity = <&cpu0>, <&cpu1>;
	};

	psci {
		compatible = "arm,psci-1.0", "arm,psci-0.2";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* SCMI reserved buffer space on DDR space */
		scmi0_shm: scmi-shmem@800 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x800 0x0 0x80>;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = /* Physical Secure PPI */
			     <GIC_PPI 13 (GIC_CPU_MASK_RAW(0x3) |
					  IRQ_TYPE_LEVEL_LOW)>,
			     /* Physical Non-Secure PPI */
			     <GIC_PPI 14 (GIC_CPU_MASK_RAW(0x3) |
					  IRQ_TYPE_LEVEL_LOW)>,
			     /* Hypervisor PPI */
			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(0x3) |
					  IRQ_TYPE_LEVEL_LOW)>,
			     /* Virtual PPI */
			     <GIC_PPI 11 (GIC_CPU_MASK_RAW(0x3) |
					  IRQ_TYPE_LEVEL_LOW)>;
	};

	soc@200000000 {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x2 0x0 0x850000>;

		gic: interrupt-controller@410000 {
			compatible = "arm,gic-400";
			reg = <0x410000 0x20000>,
			      <0x420000 0x20000>,
			      <0x440000 0x20000>,
			      <0x460000 0x20000>;
			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			interrupts = <GIC_PPI 9 (GIC_CPU_MASK_RAW(0x3) |
						 IRQ_TYPE_LEVEL_LOW)>;
		};

		gpio0: gpio@4c0000 {
			compatible = "blaize,blzp1600-gpio";
			reg = <0x4c0000 0x1000>;
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <32>;
			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-controller;
			#interrupt-cells = <2>;
			status = "disabled";
		};

		uart0: serial@4d0000 {
			compatible = "ns16550a";
			reg = <0x4d0000 0x1000>;
			clocks = <&scmi_clk 59>;
			resets = <&scmi_rst 59>;
			reg-shift = <2>;
			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		uart1: serial@4e0000 {
			compatible = "ns16550a";
			reg = <0x4e0000 0x1000>;
			clocks = <&scmi_clk 60>;
			resets = <&scmi_rst 60>;
			reg-shift = <2>;
			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		i2c0: i2c@4f0000 {
			compatible = "snps,designware-i2c";
			reg = <0x4f0000 0x1000>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&scmi_clk 54>;
			resets = <&scmi_rst 54>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c1: i2c@500000 {
			compatible = "snps,designware-i2c";
			reg = <0x500000 0x1000>;
			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&scmi_clk 55>;
			resets = <&scmi_rst 55>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c2: i2c@510000 {
			compatible = "snps,designware-i2c";
			reg = <0x510000 0x1000>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&scmi_clk 56>;
			resets = <&scmi_rst 56>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c3: i2c@520000 {
			compatible = "snps,designware-i2c";
			reg = <0x520000 0x1000>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&scmi_clk 57>;
			resets = <&scmi_rst 57>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c4: i2c@530000 {
			compatible = "snps,designware-i2c";
			reg = <0x530000 0x1000>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&scmi_clk 58>;
			resets = <&scmi_rst 58>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		arm_cc712: crypto@550000 {
			compatible = "arm,cryptocell-712-ree";
			reg = <0x550000 0x1000>;
			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&scmi_clk 7>;
		};
	};
};