Home
last modified time | relevance | path

Searched +full:s5m8767 +full:- +full:clk (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/mfd/
H A Dsec-core.c1 // SPDX-License-Identifier: GPL-2.0+
25 #include <linux/mfd/samsung/s5m8767.h>
29 { .name = "s5m8767-pmic", },
30 { .name = "s5m-rtc", },
32 .name = "s5m8767-clk",
33 .of_compatible = "samsung,s5m8767-clk",
38 { .name = "s2dos05-regulator", },
42 { .name = "s2mps11-regulator", },
43 { .name = "s2mps14-rtc", },
45 .name = "s2mps11-clk",
[all …]
/linux/Documentation/devicetree/bindings/clock/
H A Dsamsung,s2mps11.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
16 The S2MPS11/13/15 and S5M8767 provide three(AP/CP/BT) buffered 32.768 kHz
20 dt-bindings/clock/samsung,s2mps11.h header.
28 - samsung,s2mps11-clk
29 - samsung,s2mps13-clk # S2MPS13 and S2MPS15
30 - samsung,s2mps14-clk
31 - samsung,s5m8767-clk
[all …]
/linux/drivers/clk/
H A Dclk-s2mps11.c1 // SPDX-License-Identifier: GPL-2.0+
3 // clk-s2mps11.c - Clock driver for S2MPS11.
12 #include <linux/clk-provider.h>
17 #include <linux/mfd/samsung/s5m8767.h>
20 #include <dt-bindings/clock/samsung,s2mps11.h>
26 struct clk *clk; member
41 return regmap_update_bits(s2mps11->iodev->regmap_pmic, in s2mps11_clk_prepare()
42 s2mps11->reg, in s2mps11_clk_prepare()
43 s2mps11->mask, s2mps11->mask); in s2mps11_clk_prepare()
50 regmap_update_bits(s2mps11->iodev->regmap_pmic, s2mps11->reg, in s2mps11_clk_unprepare()
[all …]
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
6 The <linux/clk.h> calls support software clock gating and
16 Select this option when the clock API in <linux/clk.h> is implemented
19 'struct clk'.
29 clk, useful across many platforms, as well as an
30 implementation of the clock API in include/linux/clk.h.
31 Architectures utilizing the common struct clk should select
43 source "drivers/clk/versatile/Kconfig"
59 Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs
88 These multi-function devices have two fixed-rate oscillators, clocked at 32KHz each.
[all …]
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5250-spring.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
10 #include <dt-bindings/clock/samsung,s2mps11.h>
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
13 #include <dt-bindings/input/input.h>
19 chassis-type = "laptop";
33 stdout-path = "serial3:115200n8";
36 gpio-keys {
37 compatible = "gpio-keys";
[all …]
H A Dexynos4412-itop-scp-core.dtsi1 // SPDX-License-Identifier: GPL-2.0
13 #include <dt-bindings/clock/samsung,s2mps11.h>
14 #include <dt-bindings/gpio/gpio.h>
15 #include <dt-bindings/input/input.h>
17 #include "exynos4412-ppmu-common.dtsi"
18 #include "exynos-mfc-reserved-memory.dtsi"
31 compatible = "samsung,secure-firmware";
35 fixed-rate-clocks {
37 compatible = "samsung,clock-xxti";
38 clock-frequency = <0>;
[all …]
H A Dexynos4412-origen.dts1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (c) 2012-2013 Samsung Electronics Co., Ltd.
12 /dts-v1/;
14 #include <dt-bindings/clock/samsung,s2mps11.h>
15 #include <dt-bindings/gpio/gpio.h>
16 #include <dt-bindings/input/input.h>
17 #include "exynos-mfc-reserved-memory.dtsi"
34 stdout-path = "serial2:115200n8";
38 compatible = "samsung,secure-firmware";
42 mmc_reg: regulator-0 {
[all …]
H A Dexynos5250-arndale.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/clock/samsung,s2mps11.h>
14 #include <dt-bindings/sound/samsung-i2s.h>
32 stdout-path = "serial2:115200n8";
35 gpio-keys {
36 compatible = "gpio-keys";
[all …]