Home
last modified time | relevance | path

Searched +full:rx +full:- +full:sched +full:- +full:sp (Results 1 – 25 of 31) sorted by relevance

12

/linux/net/rxrpc/
H A Drecvmsg.c1 // SPDX-License-Identifier: GPL-2.0-or-later
13 #include <linux/sched/signal.h>
17 #include "ar-internal.h"
25 struct rxrpc_sock *rx; in rxrpc_notify_socket() local
28 _enter("%d", call->debug_id); in rxrpc_notify_socket()
30 if (!list_empty(&call->recvmsg_link)) in rxrpc_notify_socket()
32 if (test_bit(RXRPC_CALL_RELEASED, &call->flags)) { in rxrpc_notify_socket()
39 rx = rcu_dereference(call->socket); in rxrpc_notify_socket()
40 sk = &rx->sk; in rxrpc_notify_socket()
41 if (rx && sk->sk_state < RXRPC_CLOSE) { in rxrpc_notify_socket()
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dintel,dwmac-plat.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/intel,dwmac-plat.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vineetha G. Jaya Kumaran <vineetha.g.jaya.kumaran@intel.com>
17 - intel,keembay-dwmac
19 - compatible
22 - $ref: snps,dwmac.yaml#
27 - items:
28 - enum:
[all …]
/linux/arch/arm64/boot/dts/intel/
H A Dsocfpga_agilex5.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
6 /dts-v1/;
7 #include <dt-bindings/reset/altr,rst-mgr-s10.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include <dt-bindings/clock/intel,agilex5-clkmgr.h>
14 compatible = "intel,socfpga-agilex5";
15 #address-cells = <2>;
16 #size-cells = <2>;
[all …]
/linux/drivers/mfd/
H A Drave-sp.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Supervisory Processor(SP) MCU that is connected via dedicated UART
12 #include <linux/crc-itu-t.h>
18 #include <linux/mfd/rave-sp.h>
22 #include <linux/sched.h>
28 * - message to MCU => ACK response
29 * - event from MCU => event ACK
34 * - STX - is start of transmission character
35 * - ETX - end of transmission
36 * - DATA - payload
[all …]
/linux/arch/arm64/boot/dts/renesas/
H A Dr9a09g087.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/clock/renesas,r9a09g087-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #address-cells = <2>;
14 #size-cells = <2>;
15 interrupt-parent = <&gic>;
18 #address-cells = <1>;
19 #size-cells = <0>;
22 compatible = "arm,cortex-a55";
25 next-level-cache = <&L3_CA55>;
[all …]
H A Dr9a09g077.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/clock/renesas,r9a09g077-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #address-cells = <2>;
14 #size-cells = <2>;
15 interrupt-parent = <&gic>;
18 #address-cells = <1>;
19 #size-cells = <0>;
22 compatible = "arm,cortex-a55";
25 next-level-cache = <&L3_CA55>;
[all …]
H A Dr9a09g056.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/clock/renesas,r9a09g056-cpg.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
12 /* RZV2N_Px = Offset address of PFC_P_mn - 0x20 */
31 #address-cells = <2>;
32 #size-cells = <2>;
33 interrupt-parent = <&gic>;
35 audio_extal_clk: audio-clk {
36 compatible = "fixed-clock";
[all …]
H A Dr9a09g047.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/clock/renesas,r9a09g047-cpg.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #address-cells = <2>;
14 #size-cells = <2>;
15 interrupt-parent = <&gic>;
17 audio_extal_clk: audio-clk {
18 compatible = "fixed-clock";
19 #clock-cells = <0>;
21 clock-frequency = <0>;
[all …]
H A Dr9a09g057.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/clock/renesas,r9a09g057-cpg.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #address-cells = <2>;
14 #size-cells = <2>;
15 interrupt-parent = <&gic>;
17 audio_extal_clk: audio-clk {
18 compatible = "fixed-clock";
19 #clock-cells = <0>;
21 clock-frequency = <0>;
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dsa8540p-ride.dts1 // SPDX-License-Identifier: BSD-3-Clause
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include "sa8540p-pmics.dtsi"
17 compatible = "qcom,sa8540p-ride", "qcom,sa8540p";
29 stdout-path = "serial0:115200n8";
34 regulators-0 {
35 compatible = "qcom,pm8150-rpmh-regulators";
36 qcom,pmic-id = "a";
[all …]
H A Dqcs8300-ride.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
12 #include "monaco-pmics.dtsi"
15 compatible = "qcom,qcs8300-ride", "qcom,qcs8300";
16 chassis-type = "embedded";
24 stdout-path = "serial0:115200n8";
27 regulator-usb2-vbus {
28 compatible = "regulator-fixed";
[all …]
H A Dsa8155p-adp.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
9 #include <dt-bindings/gpio/gpio.h>
16 compatible = "qcom,sa8155p-adp", "qcom,sa8155p";
24 stdout-path = "serial0:115200n8";
27 vreg_3p3: vreg-3p3-regulator {
28 compatible = "regulator-fixed";
29 regulator-name = "vreg_3p3";
30 regulator-min-microvolt = <3300000>;
[all …]
H A Dmonaco-evk.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/sound/qcom,q6afe.h>
10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include "monaco-pmics.dtsi"
17 compatible = "qcom,monaco-evk", "qcom,qcs8300";
26 stdout-path = "serial0:115200n8";
29 dmic: audio-codec-0 {
30 compatible = "dmic-codec";
[all …]
H A Dlemans-evk.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2024-2025, Qualcomm Innovation Center, Inc. All rights reserved.
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pwm/pwm.h>
10 #include <dt-bindings/sound/qcom,q6afe.h>
11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 #include "lemans-pmics.dtsi"
18 compatible = "qcom,lemans-evk", "qcom,qcs9100", "qcom,sa8775p";
26 dmic: audio-codec-0 {
[all …]
/linux/arch/parisc/kernel/
H A Dsignal.c1 // SPDX-License-Identifier: GPL-2.0
3 * PA-RISC architecture-specific signal handling support.
5 * Copyright (C) 2000 David Huggins-Daines <dhd@debian.org>
7 * Copyright (C) 2000-2022 Helge Deller <deller@gmx.de>
13 #include <linux/sched.h>
14 #include <linux/sched/debug.h>
31 #include <asm/asm-offsets.h>
57 * Do a signal return - restore sigcontext.
65 err |= __copy_from_user(regs->gr, sc->sc_gr, sizeof(regs->gr)); in restore_sigcontext()
66 err |= __copy_from_user(regs->fr, sc->sc_fr, sizeof(regs->fr)); in restore_sigcontext()
[all …]
/linux/drivers/net/ethernet/sis/
H A Dsis900.c17 SiS 7014 Single Chip 100BASE-TX/10BASE-T Physical Layer Solution,
25 Rev 1.08.05 Jun. 6 2002 Mufasa Yang bug fix for read_eeprom & Tx descriptor over-boundary
28 Rev 1.08.02 Nov. 30 2001 Hui-Fen Hsu workaround for EDB & bug fix for dhcp problem
29 Rev 1.08.01 Aug. 25 2001 Hui-Fen Hsu update for 630ET & workaround for ICS1893 PHY
30 Rev 1.08.00 Jun. 11 2001 Hui-Fen Hsu workaround for RTL8201 PHY and some bug fix
31 …Rev 1.07.11 Apr. 2 2001 Hui-Fen Hsu updates PCI drivers to use the new pci_set_dma_mask for kerne…
32 Rev 1.07.10 Mar. 1 2001 Hui-Fen Hsu <hfhsu@sis.com.tw> some bug fix & 635M/B support
34 Rev 1.07.08 Jan. 8 2001 Lei-Chun Chang added RTL8201 PHY support
35 …Rev 1.07.07 Nov. 29 2000 Lei-Chun Chang added kernel-doc extractable documentation and 630 workaro…
38 Rev 1.07.04 Sep. 6 2000 Lei-Chun Chang added ICS1893 PHY support
[all …]
/linux/net/l2tp/
H A Dl2tp_ppp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * PPPoX --- Generic PPP encapsulation socket family
6 * PPPoL2TP --
907 struct sockaddr_pppol2tp sp; pppol2tp_getname() local
925 struct sockaddr_pppol2tpin6 sp; pppol2tp_getname() local
943 struct sockaddr_pppol2tpv3in6 sp; pppol2tp_getname() local
962 struct sockaddr_pppol2tpv3 sp; pppol2tp_getname() local
[all...]
/linux/arch/arm/mm/
H A Dalignment.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Modifications for ARM processor (c) 1995-2001 Russell King
8 * - Adapted from gdb/sim/arm/thumbemu.c -- Thumb instruction emulation.
14 #include <linux/sched/debug.h>
20 #include <linux/sched/signal.h>
33 * 32-bit misaligned trap handler (c) 1998 San Mehat (CCC) -July 1998
53 #define LDSTHD_I_BIT(i) (i & (1 << 22)) /* double/half-word immed */
73 /* Thumb-2 32 bit format per ARMv7 DDI0406A A6.3, either f800h,e800h,f800h */
108 * CPUs since we spin re-faulting the instruction without in safe_usermode()
159 return -EFAULT; in alignment_proc_write()
[all …]
/linux/drivers/scsi/qla2xxx/
H A Dqla_def.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright (c) 2003-2014 QLogic Corporation
15 #include <linux/dma-mapping.h>
16 #include <linux/sched.h>
234 /* 83XX: Macros defining 8200 AEN Error-levels */
248 /* 83XX: Macros for defining IDC-Control bits */
257 /* 83XX: Macros for defining class in DEV-Partition Info register */
263 /* 83XX: Macros for IDC Lock-Recovery stages */
265 * lock-recovery
267 #define IDC_LOCK_RECOVERY_STAGE2 0x2 /* Stage2: Perform lock-recovery */
[all …]
H A Dqla_os.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (c) 2003-2014 QLogic Corporation
66 "Enable/disable security. 0(Default) - Security disabled. 1 - Security enabled.");
72 "beginning. Default is 0 - class 2 not supported.");
84 "a PORT-DOWN status.");
91 "Default is 0 - no PLOGI. 1 - perform PLOGI.");
103 "vary by ISP type. Default is 1 - allocate memory.");
110 "\t\tDefault is 0 - no logging. 0x40000000 - Module Init & Probe.\n"
111 "\t\t0x20000000 - Mailbox Cmnds. 0x10000000 - Device Discovery.\n"
112 "\t\t0x08000000 - IO tracing. 0x04000000 - DPC Thread.\n"
[all …]
H A Dqla_init.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (c) 2003-2014 QLogic Corporation
43 /* SRB Extensions ---------------------------------------------------------- */
48 srb_t *sp = timer_container_of(sp, t, u.iocb_cmd.timer); in qla2x00_sp_timeout() local
50 scsi_qla_host_t *vha = sp->vha; in qla2x00_sp_timeout()
53 iocb = &sp->u.iocb_cmd; in qla2x00_sp_timeout()
54 iocb->timeout(sp); in qla2x00_sp_timeout()
57 kref_put(&sp->cmd_kref, qla2x00_sp_release); in qla2x00_sp_timeout()
59 if (vha && qla2x00_isp_reg_stat(vha->hw)) { in qla2x00_sp_timeout()
66 void qla2x00_sp_free(srb_t *sp) in qla2x00_sp_free() argument
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt2712e.dtsi5 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 #include <dt-bindings/clock/mt2712-clk.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/memory/mt2712-larb-port.h>
12 #include <dt-bindings/phy/phy.h>
13 #include <dt-bindings/power/mt2712-power.h>
14 #include "mt2712-pinfunc.h"
18 interrupt-parent = <&sysirq>;
19 #address-cells = <2>;
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-evk.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include <dt-bindings/phy/phy-imx8-pcie.h>
13 compatible = "fsl,imx8mp-evk", "fsl,imx8mp";
16 stdout-path = &uart2;
19 backlight_lvds: backlight-lvds {
20 compatible = "pwm-backlight";
22 brightness-levels = <0 100>;
23 num-interpolated-steps = <100>;
24 default-brightness-level = <100>;
[all …]
/linux/drivers/net/ethernet/broadcom/
H A Dtg3.c7 * Copyright (C) 2005-2016 Broadcom Corporation.
8 * Copyright (C) 2016-2017 Broadcom Limited.
14 * Copyright (C) 2000-2016 Broadcom Corporation.
15 * Copyright (C) 2016-2017 Broadcom Ltd.
29 #include <linux/sched/signal.h>
52 #include <linux/dma-mapping.h>
56 #include <linux/hwmon-sysfs.h>
94 _tg3_flag(TG3_FLAG_##flag, (tp)->tg3_flags)
96 _tg3_flag_set(TG3_FLAG_##flag, (tp)->tg3_flags)
98 _tg3_flag_clear(TG3_FLAG_##flag, (tp)->tg3_flags)
[all …]
/linux/drivers/net/ethernet/hisilicon/hns3/hns3pf/
H A Dhclge_debugfs.c1 // SPDX-License-Identifier: GPL-2.0+
2 /* Copyright (c) 2018-2019 Hisilicon Limited. */
5 #include <linux/sched/clock.h>
16 (((struct hnae3_ae_dev *)hnae3_seq_file_to_ae_dev(s))->priv)
730 sprintf(buf, "vf%u", id - 1U); in hclge_dbg_get_func_id_str()
747 dev_err(&hdev->pdev->dev, in hclge_dbg_get_dfx_bd_num()
758 dev_err(&hdev->pdev->dev, "The value of dfx bd_num is 0!\n"); in hclge_dbg_get_dfx_bd_num()
759 return -EINVAL; in hclge_dbg_get_dfx_bd_num()
772 desc->data[0] = cpu_to_le32(index); in hclge_dbg_cmd_send()
775 desc->flag |= cpu_to_le16(HCLGE_COMM_CMD_FLAG_NEXT); in hclge_dbg_cmd_send()
[all …]

12