Searched +full:rp1 +full:- +full:peripherals (Results 1 – 3 of 3) sorted by relevance
| /linux/Documentation/devicetree/bindings/clock/ |
| H A D | raspberrypi,rp1-clocks.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/raspberrypi,rp1-clocks.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RaspberryPi RP1 clock generator
10 - A. della Porta <andrea.porta@suse.com>
13 The RP1 contains a clock generator designed as three PLLs (CORE, AUDIO,
15 the clocks to drive the sub-peripherals embedded inside the chipset.
18 https://datasheets.raspberrypi.com/rp1/rp1-peripherals.pdf
22 const: raspberrypi,rp1-clocks
[all …]
|
| /linux/Documentation/devicetree/bindings/misc/ |
| H A D | pci1de4,1.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RaspberryPi RP1 MFD PCI device
10 - A. della Porta <andrea.porta@suse.com>
13 The RaspberryPi RP1 is a PCI multi function device containing
14 peripherals ranging from Ethernet to USB controller, I2C, SPI
16 The peripherals are accessed by addressing the PCI BAR1 region.
19 - $ref: /schemas/pci/pci-ep-bus.yaml
26 - const: pci1de4,1
[all …]
|
| /linux/drivers/clk/ |
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0
59 Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs
87 These multi-function devices have two fixed-rate oscillators, clocked at 32KHz each.
91 tristate "Raspberry Pi RP1-based clock support"
95 Enable common clock framework support for Raspberry Pi RP1.
96 This multi-function device has 3 main PLLs and several clock
97 generators to drive the internal sub-peripherals.
106 multi-function device has one fixed-rate oscillator, clocked
137 be pre-programmed to support other configurations and features not yet
186 This driver supports TI CDCE706 programmable 3-PLL clock synthesizer.
[all …]
|