Home
last modified time | relevance | path

Searched +full:ri +full:- +full:override (Results 1 – 25 of 141) sorted by relevance

123456

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineRegionInfo.h1 //===- llvm/CodeGen/MachineRegionInfo.h -------------------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
45 return BB->succ_size();
64 MachineRegionInfo *RI, MachineDominatorTree *DT,
76 ~MachineRegionInfo() override;
78 // updateStatistics - Update statistic about created regions.
86 MachineRegionInfo RI;
92 ~MachineRegionInfoPass() override;
94 MachineRegionInfo &getRegionInfo() { return RI; }
[all …]
/freebsd/sys/contrib/device-tree/Bindings/serial/
H A Dsnps-dw-apb-uart.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/serial/snps-dw-apb-uart.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <robh@kernel.org>
13 - $ref: serial.yaml#
14 - $ref: rs485.yaml#
16 - if:
20 const: starfive,jh7110-uart
33 - items:
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiDelaySlotFiller.cpp1 //===-- LanaiDelaySlotFiller.cpp - Lanai delay slot filler ----------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
24 #define DEBUG_TYPE "delay-slot-filler"
29 NopDelaySlotFiller("lanai-nop-delay-filler", cl::init(false),
44 StringRef getPassName() const override { return "Lanai Delay Slot Filler"; } in getPassName()
48 bool runOnMachineFunction(MachineFunction &MF) override { in runOnMachineFunction()
59 MachineFunctionProperties getRequiredProperties() const override { in getRequiredProperties()
81 // createLanaiDelaySlotFillerPass - Returns a pass that fills in delay
[all …]
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/RuntimeDyld/
H A DRuntimeDyldMachO.h1 //===-- RuntimeDyldMachO.h - Run-time dynamic linker for MC-JIT ---*- C++ -*-=//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // MachO support for MC-JIT runtime dynamic linker.
11 //===----------------------------------------------------------------------===//
59 /// Given a relocation_iterator for a non-scattered relocation, construct a
66 const relocation_iterator &RI) const { in getRelocationEntry() argument
70 Obj.getRelocation(RI->getRawDataRefImpl()); in getRelocationEntry()
74 uint64_t Offset = RI->getOffset(); in getRelocationEntry()
94 /// In both cases the Addend field is *NOT* fixed up to be PC-relative. That
[all …]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DDwarfEHPrepare.cpp1 //===- DwarfEHPrepare - Prepare exception handling for code generation ----===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
45 #define DEBUG_TYPE "dwarf-eh-prepare"
69 Value *GetExceptionObject(ResumeInst *RI);
93 Value *DwarfEHPrepare::GetExceptionObject(ResumeInst *RI) { in GetExceptionObject() argument
94 Value *V = RI->getOperand(0); in GetExceptionObject()
102 if (SelIVI->getNumIndices() == 1 && *SelIVI->idx_begin() == 1) { in GetExceptionObject()
103 ExcIVI = dyn_cast<InsertValueInst>(SelIVI->getOperand(0)); in GetExceptionObject()
[all …]
H A DGCRootLowering.cpp1 //===-- GCRootLowering.cpp - Garbage collection infrastructure ------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
35 /// frontend, but the old API made this non-obvious, so we do a potentially
41 /// LowerIntrinsics - This pass rewrites calls to the llvm.gcread or
50 StringRef getPassName() const override;
51 void getAnalysisUsage(AnalysisUsage &AU) const override;
53 bool doInitialization(Module &M) override;
54 bool runOnFunction(Function &F) override;
[all …]
H A DMachineInstrBundle.cpp1 //===-- lib/CodeGen/MachineInstrBundle.cpp --------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
34 bool runOnMachineFunction(MachineFunction &MF) override;
43 INITIALIZE_PASS(UnpackMachineBundles, "unpack-mi-bundles",
58 if (MI->isBundle()) { in runOnMachineFunction()
59 while (++MII != MIE && MII->isBundledWithPred()) { in runOnMachineFunction()
60 MII->unbundleFromPred(); in runOnMachineFunction()
61 for (MachineOperand &MO : MII->operands()) { in runOnMachineFunction()
66 MI->eraseFromParent(); in runOnMachineFunction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrInfo.h1 //=- WebAssemblyInstrInfo.h - WebAssembly Instruction Information -*- C++ -*-=//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
13 //===----------------------------------------------------------------------===//
39 const WebAssemblyRegisterInfo RI; variable
44 const WebAssemblyRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
46 bool isReallyTriviallyReMaterializable(const MachineInstr &MI) const override;
50 bool KillSrc) const override;
53 unsigned OpIdx2) const override;
58 bool AllowModify = false) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DThumb1InstrInfo.h1 //===-- Thumb1InstrInfo.h - Thumb-1 Instruction Information -----*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This file contains the Thumb-1 implementation of the TargetInstrInfo class.
11 //===----------------------------------------------------------------------===//
23 ThumbRegisterInfo RI; variable
28 MCInst getNop() const override;
30 // Return the non-pre/post incrementing version of 'Opc'. Return 0
32 unsigned getUnindexedOpcode(unsigned Opc) const override;
34 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
[all …]
H A DARMInstrInfo.h1 //===-- ARMInstrInfo.h - ARM Instruction Information ------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
23 ARMRegisterInfo RI; variable
28 MCInst getNop() const override;
30 // Return the non-pre/post incrementing version of 'Opc'. Return 0
32 unsigned getUnindexedOpcode(unsigned Opc) const override;
34 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
38 const ARMRegisterInfo &getRegisterInfo() const override { return RI; } in getRegisterInfo()
[all …]
H A DThumb2InstrInfo.h1 //===-- Thumb2InstrInfo.h - Thumb-2 Instruction Information -----*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This file contains the Thumb-2 implementation of the TargetInstrInfo class.
11 //===----------------------------------------------------------------------===//
23 ThumbRegisterInfo RI; variable
28 MCInst getNop() const override;
30 // Return the non-pre/post incrementing version of 'Opc'. Return 0
32 unsigned getUnindexedOpcode(unsigned Opc) const override;
35 MachineBasicBlock *NewDest) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFInstrInfo.h1 //===-- BPFInstrInfo.h - BPF Instruction Information ------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
25 const BPFRegisterInfo RI; variable
30 const BPFRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
34 bool KillSrc) const override;
36 bool expandPostRAPseudo(MachineInstr &MI) const override;
43 Register VReg) const override;
49 Register VReg) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.h1 //===-- MSP430InstrInfo.h - MSP430 Instruction Information ------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
27 const MSP430RegisterInfo RI; variable
32 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
36 const MSP430RegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
40 bool KillSrc) const override;
47 Register VReg) const override;
52 Register VReg) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCInstrInfo.h1 //===- ARCInstrInfo.h - ARC Instruction Information -------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
27 const ARCRegisterInfo RI; variable
33 const ARCRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
41 int &FrameIndex) const override;
49 int &FrameIndex) const override;
51 unsigned getInstSizeInBytes(const MachineInstr &MI) const override;
56 bool AllowModify) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVInstrInfo.h1 //===-- SPIRVInstrInfo.h - SPIR-V Instruction Information -------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This file contains the SPIR-V implementation of the TargetInstrInfo class.
11 //===----------------------------------------------------------------------===//
25 const SPIRVRegisterInfo RI; variable
30 const SPIRVRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
43 bool AllowModify = false) const override;
46 int *BytesRemoved = nullptr) const override;
51 int *BytesAdded = nullptr) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreInstrInfo.h1 //===-- XCoreInstrInfo.h - XCore Instruction Information --------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
25 const XCoreRegisterInfo RI; variable
30 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
34 const TargetRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
36 /// isLoadFromStackSlot - If the specified machine instruction is a direct
42 int &FrameIndex) const override;
44 /// isStoreToStackSlot - If the specified machine instruction is a direct
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaInstrInfo.h1 //===-- XtensaInstrInfo.h - Xtensa Instruction Information ------*- C++ -*-===//
7 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
9 //===----------------------------------------------------------------------===//
13 //===----------------------------------------------------------------------===//
32 const XtensaRegisterInfo RI; variable
42 const XtensaRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
45 int &FrameIndex) const override;
48 int &FrameIndex) const override;
52 bool KillSrc) const override;
59 Register VReg) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.h1 //===-- SparcInstrInfo.h - Sparc Instruction Information --------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
26 /// SPII - This namespace holds all of the target specific flags that
39 const SparcRegisterInfo RI; variable
45 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
49 const SparcRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
51 /// isLoadFromStackSlot - If the specified machine instruction is a direct
57 int &FrameIndex) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRInstrInfo.h1 //===-- AVRInstrInfo.h - AVR Instruction Information ------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
70 const AVRRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
74 unsigned getInstSizeInBytes(const MachineInstr &MI) const override;
78 bool KillSrc) const override;
84 Register VReg) const override;
89 Register VReg) const override;
91 int &FrameIndex) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEInstrInfo.h1 //===-- VEInstrInfo.h - VE Instruction Information --------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
26 /// VEII - This namespace holds all of the Aurora VE target-specific
27 /// per-instruction flags. These must match the corresponding definitions in
34 /// VE_Vector - This instruction is Vector Instruction.
37 /// VE_VLInUse - This instruction has a vector register in its operands.
40 /// VE_VLMask/Shift - This is a bitmask that selects the index number where
48 (HAS_VLINDEX(TSF) ? (int)(((TSF)&VEII::VE_VLMask) >> VEII::VE_VLShift) : -1)
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPURewriteOutArguments.cpp1 //===- AMDGPURewriteOutArgumentsPass.cpp - Create struct returns --------
218 if (ReturnInst *RI = dyn_cast<ReturnInst>(&BB.back())) runOnFunction() local
339 ReturnInst *RI = Replacement.first; runOnFunction() local
[all...]
H A DSIInstrInfo.h1 //===- SIInstrInfo.h - SI Instruction Info Interface ------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
85 const SIRegisterInfo RI;
94 SCC_FALSE = -1,
96 VCCZ = -2,
97 EXECNZ = -3,
186 isCopyInstrImpl(const MachineInstr &MI) const override;
194 unsigned OpIdx1) const override;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DRegionPass.cpp1 //===- RegionPass.cpp - Region Pass and Region Pass Manager ---------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
14 //===----------------------------------------------------------------------===//
29 //===----------------------------------------------------------------------===//
36 RI = nullptr; in RGPassManager()
53 /// run - Execute all of the passes scheduled for execution. Keep track of
56 RI = &getAnalysis<RegionInfoPass>().getRegionInfo(); in runOnFunction()
60 populateInheritedAnalysis(TPM->activeStack); in runOnFunction()
62 addRegionIntoQueue(*RI->getTopLevelRegion(), RQ); in runOnFunction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64RedundantCopyElimination.cpp1 //=- AArch64RedundantCopyElimination.cpp - Remove useless copy for AArch64 -=//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
12 // the CBZ/CBNZ source register is zero on the taken/not-taken path. For
19 // mov w0, wzr ; <-- redundant
29 // mov w0, wzr ; <-- redundant
34 // constant (i.e., ADDS[W|X]ri, SUBS[W|X]ri), we can remove a mov immediate
41 // orr x0, xzr, #0x1 ; <-- redundant
51 //===----------------------------------------------------------------------===//
63 #define DEBUG_TYPE "aarch64-copyelim"
96 bool runOnMachineFunction(MachineFunction &MF) override;
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/
H A DRegionInfo.h1 //===- RegionInfo.h - SESE region analysis --------
[all...]

123456