Home
last modified time | relevance | path

Searched full:rgu (Results 1 – 13 of 13) sorted by relevance

/linux/arch/arm/boot/dts/nxp/lpc/
H A Dlpc18xx.dtsi79 resets = <&rgu 37>;
91 resets = <&rgu 19>;
110 resets = <&rgu 53>;
120 resets = <&rgu 20>;
129 resets = <&rgu 17>;
141 resets = <&rgu 18>;
150 resets = <&rgu 21>;
167 resets = <&rgu 16>;
177 resets = <&rgu 27>;
189 resets = <&rgu 22>;
[all …]
/linux/Documentation/devicetree/bindings/reset/
H A Dnxp,lpc1850-rgu.yaml4 $id: http://devicetree.org/schemas/reset/nxp,lpc1850-rgu.yaml#
7 title: NXP LPC1850 Reset Generation Unit (RGU)
14 const: nxp,lpc1850-rgu
95 compatible = "nxp,lpc1850-rgu";
/linux/drivers/reset/
H A Dreset-lpc18xx.c3 * Reset driver for NXP LPC18xx/43xx Reset Generation Unit (RGU).
19 /* LPC18xx RGU registers */
59 * The LPC18xx RGU has mostly self-deasserting resets except for the
191 { .compatible = "nxp,lpc1850-rgu" },
/linux/drivers/net/dsa/sja1105/
H A Dsja1105_spi.c183 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &cold_reset, NULL); in sja1105et_reset_cmd()
193 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &cold_reset, NULL); in sja1105pqrs_reset_cmd()
207 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &switch_reset, NULL); in sja1110_reset_cmd()
418 .rgu = 0x100440,
454 .rgu = 0x100440,
493 .rgu = SJA1110_RGU_ADDR(0x100), /* Reset Control Register 0 */
/linux/Documentation/devicetree/bindings/iio/dac/
H A Dnxp,lpc1850-dac.yaml55 resets = <&rgu 42>;
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dnxp,lpc1850-adc.yaml58 resets = <&rgu 40>;
/linux/Documentation/devicetree/bindings/nvmem/
H A Dnxp,lpc1857-eeprom.yaml59 resets = <&rgu 27>;
/linux/Documentation/devicetree/bindings/net/
H A Dnxp,lpc1850-dwmac.yaml78 resets = <&rgu 22>;
/linux/Documentation/devicetree/bindings/gpio/
H A Dnxp,lpc1850-gpio.yaml72 resets = <&rgu 28>;
/linux/drivers/net/wireless/mediatek/mt76/mt7615/
H A Dpci_init.c46 /* Reset RGU */ in mt7615_init_hardware()
/linux/drivers/net/wwan/t7xx/
H A Dt7xx_modem_ops.c257 /* Registers RGU callback ISR with PCIe driver */ in t7xx_pcie_register_rgu_isr()
373 /* Register RGU IRQ handler for sAP exception notification */ in t7xx_md_sys_sw_init()
727 * Register MHCCIF ISR and RGU ISR, and start the state machine.
H A Dt7xx_pci.h64 * @rgu_pci_irq_en: RGU callback ISR registered and active
H A Dt7xx_reg.h69 /* Reset Generic Unit (RGU) */