Home
last modified time | relevance | path

Searched +full:queue +full:- +full:rx (Results 1 – 25 of 1030) sorted by relevance

12345678910>>...42

/linux/drivers/net/ethernet/engleder/
H A Dtsnep_main.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright (C) 2021 Gerhard Engleder <gerhard@engleder-embedded.com> */
6 * The TSN endpoint Ethernet MAC is a FPGA based network device for real-time
10 * It supports multiple TX/RX queue pairs. The first TX/RX queue pair is used
14 * - www.embedded-experts.at/tsn
15 * - www.engleder-embedded.com
36 #define TSNEP_MAX_RX_BUF_SIZE (PAGE_SIZE - TSNEP_HEADROOM - \
38 /* XSK buffer shall store at least Q-in-Q frame */
52 ECM_INT_DELAY_BASE_US + ECM_INT_DELAY_BASE_US - 1)
78 iowrite32(mask, adapter->addr + ECM_INT_ENABLE); in tsnep_enable_irq()
[all …]
/linux/drivers/net/
H A Dxen-netfront.c4 * Copyright (c) 2002-2005, K A Fraser
81 #define NETFRONT_SKB_CB(skb) ((struct netfront_cb *)((skb)->cb))
88 /* Minimum number of Rx slots (includes slot for GSO metadata). */
91 /* Queue name is interface name with "-qNNN" appended */
94 /* IRQ name is queue name with "-tx" or "-rx" appended */
108 unsigned int id; /* Queue ID, 0-based */
109 char name[QUEUE_NAME_SIZE]; /* DEVNAME-qN */
122 char tx_irq_name[IRQ_NAME_SIZE]; /* DEVNAME-qN-tx */
123 char rx_irq_name[IRQ_NAME_SIZE]; /* DEVNAME-qN-rx */
130 * {tx,rx}_skbs store outstanding skbuffs. Free tx_skb entries
[all …]
/linux/drivers/net/xen-netback/
H A Drx.c3 * Copyright (c) 2002-2005, K A Fraser
38 * Note that any call sequence outside the RX thread calling this function
39 * needs to wake up the RX thread via a call of xenvif_kick_thread()
42 static void xenvif_update_needed_slots(struct xenvif_queue *queue, in xenvif_update_needed_slots() argument
48 needed = DIV_ROUND_UP(skb->len, XEN_PAGE_SIZE); in xenvif_update_needed_slots()
51 if (skb->sw_hash) in xenvif_update_needed_slots()
55 WRITE_ONCE(queue->rx_slots_needed, needed); in xenvif_update_needed_slots()
58 static bool xenvif_rx_ring_slots_available(struct xenvif_queue *queue) in xenvif_rx_ring_slots_available() argument
63 needed = READ_ONCE(queue->rx_slots_needed); in xenvif_rx_ring_slots_available()
68 prod = queue->rx.sring->req_prod; in xenvif_rx_ring_slots_available()
[all …]
/linux/drivers/net/ethernet/intel/idpf/
H A Didpf_txrx.h1 /* SPDX-License-Identifier: GPL-2.0-only */
21 /* Mailbox Queue */
29 /* Number of descriptors in a queue should be a multiple of 32. RX queue
71 * given RX completion queue has descriptors. This includes _ALL_ buffer
73 * you have a total of 1024 buffers so your RX queue _must_ have at least that
74 * many descriptors. This macro divides a given number of RX descriptors by
75 * number of buffer queues to calculate how many descriptors each buffer queue
76 * can have without overrunning the RX queue.
88 #define IDPF_RX_BUFQ_WORKING_SET(rxq) ((rxq)->desc_count - 1)
92 if (unlikely(++(ntc) == (rxq)->desc_count)) { \
[all …]
/linux/drivers/net/ethernet/marvell/octeon_ep/
H A Doctep_rx.c1 // SPDX-License-Identifier: GPL-2.0
19 oq->host_read_idx = 0; in octep_oq_reset_indices()
20 oq->host_refill_idx = 0; in octep_oq_reset_indices()
21 oq->refill_count = 0; in octep_oq_reset_indices()
22 oq->last_pkt_count = 0; in octep_oq_reset_indices()
23 oq->pkts_pending = 0; in octep_oq_reset_indices()
27 * octep_oq_fill_ring_buffers() - fill initial receive buffers for Rx ring.
29 * @oq: Octeon Rx queue data structure.
32 * -1, if failed to allocate a buffer or failed to map for DMA.
36 struct octep_oq_desc_hw *desc_ring = oq->desc_ring; in octep_oq_fill_ring_buffers()
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dintel,ixp4xx-ethernet.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/net/intel,ixp4xx-ethernet.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - $ref: ethernet-controller.yaml#
14 - Linus Walleij <linusw@kernel.org>
18 Processing Engine) and the IXP4xx Queue Manager to process
24 const: intel,ixp4xx-ethernet
30 queue-rx:
31 $ref: /schemas/types.yaml#/definitions/phandle-array
[all …]
H A Dintel,ixp4xx-hss.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/net/intel,ixp4xx-hss.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Linus Walleij <linusw@kernel.org>
15 Processing Engine) and the IXP4xx Queue Manager to process
20 const: intel,ixp4xx-hss
26 intel,npe-handle:
27 $ref: /schemas/types.yaml#/definitions/phandle-array
30 - description: phandle to the NPE this HSS instance is using
[all …]
H A Dkeystone-netcp.txt6 switch sub-module to send and receive packets. NetCP also includes a packet
13 includes a 3-port Ethernet switch sub-module capable of 10Gb/s and 1Gb/s rates
16 Keystone NetCP driver has a plug-in module architecture where each of the NetCP
17 sub-modules exist as a loadable kernel module which plug in to the netcp core.
18 These sub-modules are represented as "netcp-devices" in the dts bindings. It is
19 mandatory to have the ethernet switch sub-module for the ethernet interface to
20 be operational. Any other sub-module like the PA is optional.
24 -----------------------------
26 -----------------------------
28 |-> NetCP Devices -> |
[all …]
/linux/drivers/net/ethernet/netronome/nfp/
H A Dnfp_net.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2 /* Copyright (C) 2015-2018 Netronome Systems, Inc. */
21 #include <linux/io-64-nonatomic-hi-lo.h>
32 if (__nn->dp.netdev) \
33 netdev_printk(lvl, __nn->dp.netdev, fmt, ## args); \
35 dev_printk(lvl, __nn->dp.dev, "ctrl: " fmt, ## args); \
48 if (__dp->netdev) \
49 netdev_warn(__dp->netdev, fmt, ## args); \
51 dev_warn(__dp->dev, fmt, ## args); \
78 /* Queue/Ring definitions */
[all …]
/linux/arch/arm64/boot/dts/renesas/
H A Dr9a09g087.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/clock/renesas,r9a09g087-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
31 #address-cells = <2>;
32 #size-cells = <2>;
33 interrupt-parent = <&gic>;
35 cluster0_opp: opp-table-0 {
36 compatible = "operating-points-v2";
38 opp-600000000 {
39 opp-hz = /bits/ 64 <600000000>;
[all …]
H A Dr9a09g077.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/clock/renesas,r9a09g077-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
31 #address-cells = <2>;
32 #size-cells = <2>;
33 interrupt-parent = <&gic>;
35 cluster0_opp: opp-table-0 {
36 compatible = "operating-points-v2";
38 opp-600000000 {
39 opp-hz = /bits/ 64 <600000000>;
[all …]
/linux/drivers/bluetooth/
H A Dbtintel_pcie.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
55 /* Registers for MSI-X */
104 * Host-Device interface is active
105 * Host-Device interface is inactive(as reflected by IPC_SLEEP_CONTROL_CSR_AD)
106 * Host-Device interface is inactive(as reflected by IPC_SLEEP_CONTROL_CSR_AD)
146 /* Minimum and Maximum number of MSI-X Vector
163 /* The number of descriptors in RX queues */
166 /* Number of Queue for TX and RX
175 /* The size of DMA buffer for TX and RX in bytes */
192 * All members are write-only for host and read-only for device.
[all …]
/linux/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_mfw_req.h3 * Copyright (c) 2012-2013 Broadcom Corporation
94 u32 promiscuous_mode; /* Promiscuous Mode. non-zero true */
95 u32 txq_size; /* TX Descriptors Queue Size */
96 u32 rxq_size; /* RX Descriptors Queue Size */
97 /* TX Descriptor Queue Avg Depth. % Avg Queue Depth since last poll */
99 /* RX Descriptors Queue Avg Depth. % Avg Queue Depth since last poll */
114 /* QoS Priority (per 802.1p). 0-7255 */
116 u32 txq_size; /* FCoE TX Descriptors Queue Size. */
117 u32 rxq_size; /* FCoE RX Descriptors Queue Size. */
118 /* FCoE TX Descriptor Queue Avg Depth. */
[all …]
/linux/drivers/net/ethernet/intel/ice/
H A Dice_base.c1 // SPDX-License-Identifier: GPL-2.0
5 #include <linux/net/intel/libie/rx.h>
12 * __ice_vsi_get_qs_contig - Assign a contiguous chunk of queues to VSI
13 * @qs_cfg: gathered variables needed for PF->VSI queues assignment
15 * Return 0 on success and -ENOMEM in case of no left space in PF queue bitmap
21 mutex_lock(qs_cfg->qs_mutex); in __ice_vsi_get_qs_contig()
22 offset = bitmap_find_next_zero_area(qs_cfg->pf_map, qs_cfg->pf_map_size, in __ice_vsi_get_qs_contig()
23 0, qs_cfg->q_count, 0); in __ice_vsi_get_qs_contig()
24 if (offset >= qs_cfg->pf_map_size) { in __ice_vsi_get_qs_contig()
25 mutex_unlock(qs_cfg->qs_mutex); in __ice_vsi_get_qs_contig()
[all …]
/linux/Documentation/networking/device_drivers/ethernet/amazon/
H A Dena.rst1 .. SPDX-License-Identifier: GPL-2.0
15 through an Admin Queue.
17 The driver supports a range of ENA devices, is link-speed independent
21 Some ENA devices support SR-IOV. This driver is used for both the
22 SR-IOV Physical Function (PF) and Virtual Function (VF) devices.
25 processing by providing multiple Tx/Rx queue pairs (the maximum number
26 is advertised by the device via the Admin Queue), a dedicated MSI-X
27 interrupt vector per Tx/Rx queue pair, adaptive interrupt moderation,
31 checksum offload. Receive-side scaling (RSS) is supported for multi-core
39 Some of the ENA devices support a working mode called Low-latency
[all …]
/linux/drivers/net/ethernet/marvell/octeon_ep_vf/
H A Doctep_vf_rx.c1 // SPDX-License-Identifier: GPL-2.0
19 oq->host_read_idx = 0; in octep_vf_oq_reset_indices()
20 oq->host_refill_idx = 0; in octep_vf_oq_reset_indices()
21 oq->refill_count = 0; in octep_vf_oq_reset_indices()
22 oq->last_pkt_count = 0; in octep_vf_oq_reset_indices()
23 oq->pkts_pending = 0; in octep_vf_oq_reset_indices()
27 * octep_vf_oq_fill_ring_buffers() - fill initial receive buffers for Rx ring.
29 * @oq: Octeon Rx queue data structure.
32 * -ENOMEM, if failed to allocate a buffer or failed to map for DMA.
36 struct octep_vf_oq_desc_hw *desc_ring = oq->desc_ring; in octep_vf_oq_fill_ring_buffers()
[all …]
/linux/drivers/net/ethernet/huawei/hinic/
H A Dhinic_rx.c1 // SPDX-License-Identifier: GPL-2.0-only
18 #include <linux/dma-mapping.h>
46 (HINIC_GET_RX_PKT_TYPE(be32_to_cpu((cqe)->offload_type)) == \
50 * hinic_rxq_clean_stats - Clean the statistics of specific queue
51 * @rxq: Logical Rx Queue
55 struct hinic_rxq_stats *rxq_stats = &rxq->rxq_stats; in hinic_rxq_clean_stats()
57 u64_stats_update_begin(&rxq_stats->syncp); in hinic_rxq_clean_stats()
58 rxq_stats->pkts = 0; in hinic_rxq_clean_stats()
59 rxq_stats->bytes = 0; in hinic_rxq_clean_stats()
60 rxq_stats->errors = 0; in hinic_rxq_clean_stats()
[all …]
/linux/drivers/net/wireless/ralink/rt2x00/
H A Drt2x00queue.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 Copyright (C) 2004 - 2010 Ivo van Doorn <IvDoorn@gmail.com>
10 Abstract: rt2x00 queue datastructures and routines
33 * enum data_queue_qid: Queue identification
35 * @QID_AC_VO: AC VO queue
36 * @QID_AC_VI: AC VI queue
37 * @QID_AC_BE: AC BE queue
38 * @QID_AC_BK: AC BK queue
39 * @QID_HCCA: HCCA queue
40 * @QID_MGMT: MGMT queue (prio queue)
[all …]
/linux/drivers/net/ethernet/sfc/siena/
H A Dnet_driver.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright 2005-2006 Fen Systems Ltd.
5 * Copyright 2005-2013 Solarflare Communications Inc.
61 /* Checksum generation is a per-queue option in hardware, so each
62 * queue visible to the networking core is backed by two hardware TX
68 #define EFX_TXQ_TYPE_HIGHPRI 4 /* High-priority (for TC) */
70 /* HIGHPRI is Siena-only, and INNER_CSUM is EF10, so no need for both */
83 /* Size of an RX scatter buffer. Small enough to pack 2 into a 4K page,
86 #define EFX_RX_USR_BUF_SIZE (2048 - 256)
89 * of every buffer. Otherwise, we just need to ensure 4-byte
[all …]
/linux/Documentation/networking/
H A Daf_xdp.rst1 .. SPDX-License-Identifier: GPL-2.0
20 XDP programs to redirect frames to a memory buffer in a user-space
24 syscall. Associated with each XSK are two rings: the RX ring and the
25 TX ring. A socket can receive packets on the RX ring and it can send
28 to have at least one of these rings for each socket. An RX or TX
30 UMEM. RX and TX can share the same UMEM so that a packet does not have
31 to be copied between RX and TX. Moreover, if a packet needs to be kept
44 to fill in with RX packet data. References to these frames will then
45 appear in the RX ring once each packet has been received. The
48 space, for either TX or RX. Thus, the frame addrs appearing in the
[all …]
/linux/drivers/net/ethernet/sfc/
H A Dnet_driver.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright 2005-2006 Fen Systems Ltd.
5 * Copyright 2005-2013 Solarflare Communications Inc.
63 /* Checksum generation is a per-queue option in hardware, so each
64 * queue visible to the networking core is backed by two hardware TX
83 /* Size of an RX scatter buffer. Small enough to pack 2 into a 4K page,
86 #define EFX_RX_USR_BUF_SIZE (2048 - 256)
89 * of every buffer. Otherwise, we just need to ensure 4-byte
98 /* Non-standard XDP_PACKET_HEADROOM and tailroom to satisfy XDP_REDIRECT and
111 * struct efx_buffer - A general-purpose DMA buffer
[all …]
/linux/Documentation/devicetree/bindings/crypto/
H A Dintel,ixp4xx-crypto.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/crypto/intel,ixp4xx-crypto.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Linus Walleij <linusw@kernel.org>
21 const: intel,ixp4xx-crypto
23 intel,npe-handle:
24 $ref: /schemas/types.yaml#/definitions/phandle-array
26 - items:
27 - description: phandle to the NPE this crypto engine
[all …]
/linux/Documentation/networking/device_drivers/ethernet/aquantia/
H A Datlantic.rst1 .. SPDX-License-Identifier: GPL-2.0
8 For the aQuantia Multi-Gigabit PCI Express Family of Ethernet Adapters
12 - Identifying Your Adapter
13 - Configuration
14 - Supported ethtool options
15 - Command Line Parameters
16 - Config file parameters
17 - Support
18 - License
23 The driver in this release is compatible with AQC-100, AQC-107, AQC-108
[all …]
/linux/drivers/net/ethernet/stmicro/stmmac/
H A Dstmmac_main.c1 // SPDX-License-Identifier: GPL-2.0-only
3 This is the driver for the ST MAC 10/100/1000 on-chip Ethernet controllers.
6 Copyright(C) 2007-2011 STMicroelectronics Ltd
30 #include <linux/dma-mapping.h>
60 * with fine resolution and binary rollover. This avoid non-monotonic behavior
66 #define TSO_MAX_BUFF_SIZE (SZ_16K - 1)
74 static int debug = -1;
76 MODULE_PARM_DESC(debug, "Message Level (-1: default, 0: no output, 16: all)");
78 static int phyaddr = -1;
82 #define STMMAC_TX_THRESH(x) ((x)->dma_conf.dma_tx_size / 4)
[all …]
/linux/drivers/gpu/nova-core/gsp/
H A Dcmdq.rs1 // SPDX-License-Identifier: GPL-2.0
68 /// into the space reserved for it in the command queue buffer.
70 /// Some commands may be followed by a variable-length payload. For these, the
77 /// Type generated by [`CommandToGsp::init`], to be written into the command queue buffer.
87 /// In-place command initializer responsible for filling the command in the command queue
89 fn init(&self) -> impl Init<Self::Command, Self::InitError>; in init()
91 /// Size of the variable-length payload following the command structure generated by
94 /// Most commands don't have a variable-length payload, so this is zero by default.
95 fn variable_payload_len(&self) -> usize { in variable_payload_len()
99 /// Method initializing the variable-length payload.
[all …]

12345678910>>...42