Home
last modified time | relevance | path

Searched +full:pre +full:- +full:determined (Results 1 – 25 of 196) sorted by relevance

12345678

/linux/tools/perf/pmu-events/arch/x86/jaketown/
H A Duncore-memory.json12 … "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; All DRAM WR_CAS (w/ and w/out auto-pre)",
30 … "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; All DRAM RD_CAS (w/ and w/out auto-pre)",
57 …"BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; DRAM WR_CAS (w/ and w/out auto-pre) in Read…
66 …"BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; DRAM WR_CAS (w/ and w/out auto-pre) in Writ…
79 "PublicDescription": "Uncore Fixed Counter - uclks",
126 …ected by a filter) on the given channel. Major modea are channel-wide, and not a per-rank (or di…
136 …ected by a filter) on the given channel. Major modea are channel-wide, and not a per-rank (or di…
146 …ected by a filter) on the given channel. Major modea are channel-wide, and not a per-rank (or di…
156 …ected by a filter) on the given channel. Major modea are channel-wide, and not a per-rank (or di…
184 …nction between the different CKE modes (APD, PPDS, PPDF). This can be determined based on the sys…
[all …]
/linux/tools/perf/pmu-events/arch/x86/snowridgex/
H A Duncore-memory.json8 …tion": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issued on this cha…
19 …"Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-pre, on this channel.",
61 …tion": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issued on this cha…
66 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre",
72 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre : DRAM RD…
115 …"Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-pre, on this channel.",
120 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre",
126 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre : DRAM …
131 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre",
137 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre : DRAM R…
[all …]
/linux/include/crypto/
H A Decc_curve.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 * struct ecc_point - elliptic curve point in affine coordinates
23 * struct ecc_curve - definition of elliptic curve
29 * pre-calculated value 'mu' is appended to the @p after ndigits.
30 * Use of Barrett's reduction is heuristically determined in
47 * ecc_get_curve() - get elliptic curve;
56 * ecc_get_curve25519() - get curve25519 curve;
/linux/Documentation/devicetree/bindings/media/i2c/
H A Dtoshiba,et8ek8.txt6 Documentation/devicetree/bindings/media/video-interfaces.txt .
10 --------------------
12 - compatible: "toshiba,et8ek8"
13 - reg: I2C address (0x3e, or an alternative address)
14 - vana-supply: Analogue voltage supply (VANA), 2.8 volts
15 - clocks: External clock to the sensor
16 - clock-frequency: Frequency of the external clock to the sensor. Camera
18 a pre-determined frequency known to be suitable to the board.
19 - reset-gpios: XSHUTDOWN GPIO. The XSHUTDOWN signal is active low. The sensor
24 -------------------
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dhisilicon-femac.txt4 - compatible: should contain one of the following version strings:
5 * "hisilicon,hisi-femac-v1"
6 * "hisilicon,hisi-femac-v2"
7 and the soc string "hisilicon,hi3516cv300-femac".
8 - reg: specifies base physical address(s) and size of the device registers.
11 - interrupts: should contain the MAC interrupt.
12 - clocks: A phandle to the MAC main clock.
13 - resets: should contain the phandle to the MAC reset signal(required) and
15 - reset-names: should contain the reset signal name "mac"(required)
17 - phy-mode: see ethernet.txt [1].
[all …]
H A Dhisilicon-hix5hd2-gmac.txt4 - compatible: should contain one of the following SoC strings:
5 * "hisilicon,hix5hd2-gmac"
6 * "hisilicon,hi3798cv200-gmac"
7 * "hisilicon,hi3516a-gmac"
9 * "hisilicon,hisi-gmac-v1"
10 * "hisilicon,hisi-gmac-v2"
13 - reg: specifies base physical address(s) and size of the device registers.
16 - interrupts: should contain the MAC interrupt.
17 - #address-cells: must be <1>.
18 - #size-cells: must be <0>.
[all …]
/linux/Documentation/devicetree/bindings/thermal/
H A Dqcom-spmi-adc-tm-hc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/thermal/qcom-spmi-adc-tm-hc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
9 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
11 $ref: thermal-sensor.yaml#
15 const: qcom,spmi-adc-tm-hc
23 "#thermal-sensor-cells":
26 "#address-cells":
29 "#size-cells":
[all …]
H A Dqcom-spmi-adc-tm5.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/thermal/qcom-spmi-adc-tm5.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
9 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
11 $ref: thermal-sensor.yaml#
16 - qcom,spmi-adc-tm5
17 - qcom,spmi-adc-tm5-gen2
18 - qcom,adc-tm7 # Incomplete / subject to change
26 "#thermal-sensor-cells":
[all …]
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_gt_mcr.h1 /* SPDX-License-Identifier: MIT */
51 * Helper for for_each_ss_steering loop. On pre-Xe_HP platforms, subslice
52 * presence is determined by using the group/instance as direct lookups in the
57 GRAPHICS_VER_FULL(gt_->i915) >= IP_VER(12, 55) ? \
58 intel_sseu_has_subslice(&(gt_)->info.sseu, 0, ss_) : \
59 intel_sseu_has_subslice(&(gt_)->info.sseu, group_, instance_))
H A Dintel_rps_types.h1 /* SPDX-License-Identifier: MIT */
41 * struct intel_rps_freq_caps - rps freq capabilities
42 * @rp0_freq: non-overclocked max frequency
60 * i915->irq_lock
92 u8 efficient_freq; /* AKA RPe. Pre-determined balanced frequency */
94 u8 rp0_freq; /* Non-overclocked max frequency. */
H A Dintel_wopcm.c1 // SPDX-License-Identifier: MIT
3 * Copyright © 2017-2019 Intel Corporation
13 * offset registers whose values are calculated and determined by HuC/GuC
26 * | Size +--------------------+
28 * | | +--------------------+
30 * | | +------------------- +
34 * | +------------------- + <== HuC Firmware Top
73 * intel_wopcm_init_early() - Early initialization of the WOPCM.
81 struct drm_i915_private *i915 = gt->i915; in intel_wopcm_init_early()
87 wopcm->size = GEN11_WOPCM_SIZE; in intel_wopcm_init_early()
[all …]
/linux/tools/perf/pmu-events/arch/x86/ivytown/
H A Duncore-memory.json51 "BriefDescription": "PRE command issued by 2 cycle bypass",
54 "EventName": "UNC_M_BYP_CMDS.PRE",
60 … "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; All DRAM WR_CAS (w/ and w/out auto-pre)",
80 … "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; All DRAM RD_CAS (w/ and w/out auto-pre)",
128 …"BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; DRAM WR_CAS (w/ and w/out auto-pre) in Read…
133 … number of Opportunistic DRAM Write CAS commands issued on this channel while in Read-Major-Mode.",
138 …"BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; DRAM WR_CAS (w/ and w/out auto-pre) in Writ…
143 …nts the total number or DRAM Write CAS commands issued on this channel while in Write-Major-Mode.",
198 …ected by a filter) on the given channel. Major modea are channel-wide, and not a per-rank (or di…
208 …ected by a filter) on the given channel. Major modea are channel-wide, and not a per-rank (or di…
[all …]
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dqcom,spmi-vadc.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/iio/adc/qcom,spmi-vadc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andy Gross <agross@kernel.org>
11 - Bjorn Andersson <bjorn.andersson@linaro.org>
15 voltage. The VADC is a 15-bit sigma-delta ADC.
17 voltage. The VADC is a 16-bit sigma-delta ADC.
22 - items:
23 - const: qcom,pms405-adc
[all …]
/linux/Documentation/input/
H A Dgameport-programming.rst34 Please also consider enabling the gameport on the card in the ->open()
35 callback if the io is mapped to ISA space - this way it'll occupy the io
37 ->close() callback. You also can select the io address in the ->open()
70 the driver doesn't have to measure them the old way - an ADC is built into
86 return -(mode != GAMEPORT_MODE_COOKED);
94 The only confusing thing here is the fuzz value. Best determined by
97 See analog.c and input.c for handling of fuzz - the fuzz value determines
105 examples 1+2 or 1+3. Gameports can support internal calibration - see below,
107 more than one gameport instance simultaneously, use the ->private member of
147 I/O address for use with raw mode. You have to either set this, or ->read()
[all …]
/linux/arch/powerpc/platforms/pseries/
H A Dio_event_irq.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright 2010 2011 Mark Nelson and Tseng-Hui (Frank) Lin, IBM Corporation
24 * information about hardware error and non-error events. Device
41 * if (! is_my_event(p->scope, p->event_type)) return NOTIFY_DONE;
75 /* We should only ever get called for io-event interrupts, but if in ioei_find_event()
94 return (struct pseries_io_event *) &sect->data; in ioei_find_event()
99 * - check-exception returns the first found error or event and clear that
101 * - Each interrupt returns one event. If a plateform chooses to report
103 * interrupt remains asserted until check-exception has been used to
104 * process all out-standing events for that interrupt.
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_mode.h40 #include <linux/i2c-algo-bit.h>
128 /* amdgpu gpio-based i2c
150 /* uses multi-media i2c engine */
317 /* DVI-I properties */
346 /* Driver-private color mgmt props */
354 * size of degamma LUT as supported by the driver (read-only).
358 * @plane_degamma_tf_property: Plane pre-defined transfer function to
369 * @shaper_lut_property: Plane property to set pre-blending shaper LUT
372 * combine the user LUT values with pre-defined TF into the LUT
378 * pre-blending shaper LUT as supported by the driver (read-only).
[all …]
/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
H A Dampdu.c52 #define NUM_FFPLD_FIFO 4 /* number of fifo concerned by pre-loading */
76 #define MODADD_POW2(x, y, bound) (((x) + (y)) & ((bound) - 1))
77 #define MODSUB_POW2(x, y, bound) (((x) - (y)) & ((bound) - 1))
79 /* structure to hold tx fifo information and pre-loading state
85 * ampdu_pld_size: number of bytes to be pre-loaded
86 * mcs2ampdu_table: per-mcs max # of mpdus in an ampdu
107 * ini_enable: per-tid initiator enable/disable of ampdu
112 * retry_limit_tid: per-tid mpdu transmit retry limit
113 * rr_retry_limit_tid: per-tid mpdu transmit retry limit at regular rate
114 * mpdu_density: min mpdu spacing (0-7) ==> 2^(x-1)/8 usec
[all …]
/linux/drivers/acpi/acpica/
H A Dtbxface.c1 // SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0
4 * Module Name: tbxface - ACPI table-oriented external interfaces
6 * Copyright (C) 2000 - 2023, Intel Corp.
23 * PARAMETERS: initial_table_count - Size of initial_table_array, in number of
45 * PARAMETERS: initial_table_array - Pointer to an array of pre-allocated
48 * initial_table_count - Size of initial_table_array, in number of
50 * allow_resize - Flag to tell Table Manager if resize of
51 * pre-allocated array is allowed. Ignored
162 if (table_desc->pointer) { in ACPI_EXPORT_SYMBOL_INIT()
165 table_desc->signature.ascii)); in ACPI_EXPORT_SYMBOL_INIT()
[all …]
/linux/drivers/acpi/
H A Dosi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * osi.c - _OSI implementation
96 osi->enable = false; in acpi_osi_setup()
108 if (!strcmp(osi->string, str)) { in acpi_osi_setup()
109 osi->enable = enable; in acpi_osi_setup()
111 } else if (osi->string[0] == '\0') { in acpi_osi_setup()
112 osi->enable = enable; in acpi_osi_setup()
113 strscpy(osi->string, str, OSI_STRING_LENGTH_MAX); in acpi_osi_setup()
142 * From pre-history through Linux-2.6.22, Linux responded TRUE upon a BIOS
147 * ill-conceived and opening the door to an un-bounded number of BIOS
[all …]
/linux/Documentation/devicetree/bindings/clock/
H A Dsilabs,si5341.txt6 https://www.silabs.com/documents/public/data-sheets/Si5341-40-D-DataSheet.pdf
8 https://www.silabs.com/documents/public/reference-manuals/Si5341-40-D-RM.pdf
10 https://www.silabs.com/documents/public/reference-manuals/Si5345-44-42-D-RM.pdf
21 chip at boot, in case you have a (pre-)programmed device. If the PLL is not
25 The device type, speed grade and revision are determined runtime by probing.
33 - compatible: shall be one of the following:
34 "silabs,si5340" - Si5340 A/B/C/D
35 "silabs,si5341" - Si5341 A/B/C/D
36 "silabs,si5342" - Si5342 A/B/C/D
37 "silabs,si5344" - Si5344 A/B/C/D
[all …]
/linux/Documentation/mm/
H A Dmemory-model.rst1 .. SPDX-License-Identifier: GPL-2.0
23 Regardless of the selected memory model, there exists one-to-one
35 non-NUMA systems with contiguous, or mostly contiguous, physical
54 straightforward: `PFN - ARCH_PFN_OFFSET` is an index to the
65 as hot-plug and hot-remove of the physical memory, alternative memory
66 maps for non-volatile memory devices and deferred initialization of
85 NR\_MEM\_SECTIONS = 2 ^ {(MAX\_PHYSMEM\_BITS - SECTION\_SIZE\_BITS)}
87 The `mem_section` objects are arranged in a two-dimensional array
104 corresponding `struct page` - a "classic sparse" and "sparse
105 vmemmap". The selection is made at build time and it is determined by
[all …]
/linux/include/uapi/linux/
H A Dfanotify.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
7 /* the following events that user-space can register for */
30 #define FAN_PRE_ACCESS 0x00100000 /* Pre-content access hook */
51 /* Deprecated - do not use this in programs and do not add new flags here! */
60 #define FAN_REPORT_PIDFD 0x00000080 /* Report pidfd for event->pid */
61 #define FAN_REPORT_TID 0x00000100 /* event->pid is thread id */
66 #define FAN_REPORT_FD_ERROR 0x00002000 /* event->fd can report error */
68 /* Convenience macro - FAN_REPORT_NAME requires FAN_REPORT_DIR_FID */
70 /* Convenience macro - FAN_REPORT_TARGET_FID requires all other FID flags */
74 /* Deprecated - do not use this in programs and do not add new flags here! */
[all …]
/linux/tools/perf/pmu-events/arch/x86/icelakex/
H A Duncore-memory.json39 …tion": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issued on this cha…
44 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre",
50 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre : DRAM RD…
93 …"Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-pre, on this channel.",
98 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre",
104 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre : DRAM …
109 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre",
115 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre : DRAM R…
254 "BriefDescription": "PMM Commands : Reads - RPQ",
259 … "PublicDescription": "PMM Commands : Reads - RPQ : Counts read requests issued to the PMM RPQ",
[all …]
/linux/drivers/pci/
H A Dvc.c1 // SPDX-License-Identifier: GPL-2.0
20 * pci_vc_save_restore_dwords - Save or restore a series of dwords
41 * pci_vc_load_arb_table - load and wait for VC arbitration table
64 * pci_vc_load_port_arb_table - Load and wait for VC port arbitration table
67 * @res: VC resource number, ie. VCn (0-7)
92 * pci_vc_enable - Enable virtual channel
95 * @res: VC res number, ie. VCn (0-7)
124 pci_is_root_bus(dev->bus)) in pci_vc_enable()
127 pos2 = pci_find_ext_capability(dev->bus->self, PCI_EXT_CAP_ID_VC); in pci_vc_enable()
131 pci_read_config_dword(dev->bus->self, pos2 + PCI_VC_PORT_CAP1, &cap1); in pci_vc_enable()
[all …]
/linux/Documentation/power/
H A Dpci.rst13 power management refer to Documentation/driver-api/pm/devices.rst and
27 1.1. Native and Platform-Based Power Management
28 -----------------------------------------------
31 devices into states in which they draw less power (low-power states) at the
34 Usually, a device is put into a low-power state when it is underutilized or
36 again, it has to be put back into the "fully functional" state (full-power
41 PCI devices may be put into low-power states in two ways, by using the device
53 to put the device that sent it into the full-power state. However, the PCI Bus
68 Thus in many situations both the native and the platform-based power management
72 --------------------------------
[all …]

12345678