Home
last modified time | relevance | path

Searched full:pl0 (Results 1 – 25 of 25) sorted by relevance

/linux/arch/arm/kernel/
H A Dhead-nommu.S247 * Region 3: Normal, shared, inaccessible from PL0 to protect the vectors page
291 /* Full access from PL0, PL1, shared for CONFIG_SMP, cacheable */
303 /* Execute Never, strongly ordered, inaccessible to PL0, rw PL1 */
H A Dsignal.c417 * page from PL0 in setup_return()
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dnvidia,tegra210-pinmux.yaml56 pk0, pk1, pk2, pk3, pk4, pk5, pk6, pk7, pl0, pl1,
/linux/arch/arm64/boot/dts/arm/
H A Dmorello-sdp.dts71 pl0: pipeline@0 { label
/linux/arch/arm64/boot/dts/allwinner/
H A Dsun50i-h6-beelink-gs1.dts285 * PL0 and PL1 are used for PMIC I2C
H A Dsun50i-h616.dtsi918 pins = "PL0", "PL1";
923 pins = "PL0", "PL1";
H A Dsun50i-h6.dtsi1007 pins = "PL0", "PL1";
1017 pins = "PL0", "PL1";
H A Dsun50i-a100.dtsi577 pins = "PL0", "PL1";
/linux/arch/arm/boot/dts/allwinner/
H A Dsun8i-a23-a33.dtsi823 pins = "PL0", "PL1";
829 pins = "PL0", "PL1";
H A Dsunxi-h3-h5.dtsi954 pins = "PL0", "PL1";
H A Dsun8i-a83t.dtsi1175 pins = "PL0", "PL1";
H A Dsun6i-a31.dtsi1403 pins = "PL0", "PL1";
/linux/Documentation/gpu/nova/core/
H A Dfalcon.rst41 Light Secured (LS or PL2) and Non Secured (NS or PL0)
/linux/drivers/media/i2c/
H A Dsaa6588.c117 /* bits 6+7 (PL0/PL1) */
/linux/arch/arm64/boot/dts/nvidia/
H A Dtegra210-p2595.dtsi597 pl0 {
598 nvidia,pins = "pl0";
H A Dtegra210-p2571.dts607 pl0 {
608 nvidia,pins = "pl0";
H A Dtegra210-p2894.dtsi623 pl0 {
624 nvidia,pins = "pl0";
H A Dtegra210-p2597.dtsi623 pl0 {
624 nvidia,pins = "pl0";
/linux/drivers/irqchip/
H A Dirq-renesas-rzv2h.c603 9, 10, 11, 12, 21, 22, 23, 24, /* PL0-PL7 */
/linux/drivers/pinctrl/tegra/
H A Dpinctrl-tegra210.c266 PINCTRL_PIN(TEGRA_PIN_PL0, "PL0"),
1508 …PINGROUP(pl0, RSVD0, RSVD1, RSVD2, RSVD3, 0x3274, Y, Y, N, N,…
1531 DRV_PINGROUP(pl0, 0x9f4, 0x0, -1, -1, -1, -1, 28, 2, 30, 2),
H A Dpinctrl-tegra20.c442 PINCTRL_PIN(TEGRA_PIN_VI_D2_PL0, "VI_D2 PL0"),
H A Dpinctrl-tegra30.c380 PINCTRL_PIN(TEGRA_PIN_VI_D2_PL0, "VI_D2 PL0"),
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
H A Dramgk104.c300 * modifying these bits in the vbios from the default pl0 in gk104_ram_calc_gddr5()
745 * modifying these bits in the vbios from the default pl0 in gk104_ram_calc_sddr3()
/linux/drivers/pinctrl/renesas/
H A Dpfc-sh7785.c777 PINMUX_GPIO(PL0),
/linux/arch/parisc/kernel/
H A Dsyscall.S16 terminology it's Execute, promote to PL0) in the page map. So anything