| /linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | pinctrl-rk805.txt | 5 Please refer file <devicetree/bindings/pinctrl/pinctrl-bindings.txt> 6 for details of the common pinctrl bindings used by client devices, 10 -------------------------- 13 - pinctrl-names: A pinctrl state named per <pinctrl-bindings.txt>. 14 - pinctrl[0...n]: Properties to contain the phandle for pinctrl states per 15 <pinctrl-bindings.txt>. 17 The pin configurations are defined as child of the pinctrl states node. Each 18 sub-node have following properties: 21 ------------------ 22 - #gpio-cells: Should be two. The first cell is the pin number and the [all …]
|
| H A D | mediatek,mt8192-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8192-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sean Wang <sean.wang@mediatek.com> 17 const: mediatek,mt8192-pinctrl 19 gpio-controller: true 21 '#gpio-cells': 28 gpio-ranges: 32 gpio-line-names: true [all …]
|
| H A D | cnxt,cx92755-pinctrl.txt | 11 - compatible: Must be "cnxt,cx92755-pinctrl" 12 - reg: Base address of the General Purpose Pin Mapping register block and the 14 - gpio-controller: Marks the device node as a GPIO controller. 15 - #gpio-cells: Must be <2>. The first cell is the pin number and the 16 second cell is used to specify flags. See include/dt-bindings/gpio/gpio.h 21 pinctrl: pinctrl@f0000e20 { 22 compatible = "cnxt,cx92755-pinctrl"; 24 gpio-controller; 25 #gpio-cells = <2>; 32 For a general description of GPIO bindings, please refer to ../gpio/gpio.txt. [all …]
|
| H A D | st,stm32-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/pinctrl/st,stm32-pinctrl.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Alexandre TORGUE <alexandre.torgue@foss.st.com> 17 on-chip controllers onto these pads. 22 - st,stm32f429-pinctrl 23 - st,stm32f469-pinctrl 24 - st,stm32f746-pinctrl 25 - st,stm32f769-pinctrl [all …]
|
| H A D | pinctrl-palmas.txt | 1 Palmas Pincontrol bindings 7 - compatible: It must be one of following: 8 - "ti,palmas-pinctrl" for Palma series of the pincontrol. 9 - "ti,tps65913-pinctrl" for Palma series device TPS65913. 10 - "ti,tps80036-pinctrl" for Palma series device TPS80036. 12 Please refer to pinctrl-bindings.txt in this directory for details of the 13 common pinctrl bindings used by client devices, including the meaning of the 19 those pin(s), and various pin configuration parameters, such as pull-up, 32 - ti,palmas-enable-dvfs1: Enable DVFS1. Configure pins for DVFS1 mode. 35 - ti,palmas-enable-dvfs2: Enable DVFS2. Configure pins for DVFS2 mode. [all …]
|
| H A D | pinctrl-vt8500.txt | 1 VIA VT8500 and Wondermedia WM8xxx-series pinmux/gpio controller 7 - compatible: "via,vt8500-pinctrl", "wm,wm8505-pinctrl", "wm,wm8650-pinctrl", 8 "wm8750-pinctrl" or "wm,wm8850-pinctrl" 9 - reg: Should contain the physical address of the module's registers. 10 - interrupt-controller: Marks the device node as an interrupt controller. 11 - #interrupt-cells: Should be two. 12 - gpio-controller: Marks the device node as a GPIO controller. 13 - #gpio-cells : Should be two. The first cell is the pin number and the 15 bit 0 - active low 17 Please refer to ../gpio/gpio.txt for a general description of GPIO bindings. [all …]
|
| H A D | ste,nomadik.txt | 4 - compatible: "stericsson,db8500-pinctrl", "stericsson,db8540-pinctrl", 5 "stericsson,stn8815-pinctrl" 6 - nomadik-gpio-chips: array of phandles to the corresponding GPIO chips 8 - prcm: phandle to the PRCMU managing the back end of this pin controller 10 Please refer to pinctrl-bindings.txt in this directory for details of the 11 common pinctrl bindings used by client devices, including the meaning of the 22 pin multiplexing node layout from the standard pin control bindings 23 (see pinctrl-bindings.txt): 26 - function: A string containing the name of the function to mux to the 28 - groups : An array of strings. Each string contains the name of a pin [all …]
|
| H A D | cirrus,madera.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/cirrus,madera.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Cirrus Logic Madera class audio CODECs pinctrl driver 10 - patches@opensource.cirrus.com 24 See also the core bindings for the parent MFD driver: 26 Documentation/devicetree/bindings/mfd/cirrus,madera.yaml 28 And the generic pinmix bindings: 30 Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt [all …]
|
| /linux/Documentation/devicetree/bindings/mmc/ |
| H A D | sdhci-st.txt | 1 * STMicroelectronics sdhci-st MMC/SD controller 4 Documentation/devicetree/bindings/mmc/mmc.txt and the properties 5 used by the sdhci-st driver. 8 - compatible: Must be "st,sdhci" and it can be compatible to "st,sdhci-stih407" 13 - clock-names: Should be "mmc" and "icn". (NB: The latter is not compulsory) 14 See: Documentation/devicetree/bindings/resource-names.txt 15 - clocks: Phandle to the clock. 16 See: Documentation/devicetree/bindings/clock/clock-bindings.txt 18 - interrupts: One mmc interrupt should be described here. 19 - interrupt-names: Should be "mmcirq". [all …]
|
| H A D | nuvoton,ma35d1-sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/nuvoton,ma35d1-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Shan-Chun Hung <shanchun1218@gmail.com> 13 - $ref: sdhci-common.yaml# 18 - nuvoton,ma35d1-sdhci 29 pinctrl-names: 32 - const: default 33 - const: state_uhs [all …]
|
| /linux/Documentation/devicetree/bindings/usb/ |
| H A D | dwc3-st.txt | 3 This file documents the parameters for the dwc3-st driver. 8 - compatible : must be "st,stih407-dwc3" 9 - reg : glue logic base address and USB syscfg ctrl register offset 10 - reg-names : should be "reg-glue" and "syscfg-reg" 11 - st,syscon : should be phandle to system configuration node which 13 - resets : list of phandle and reset specifier pairs. There should be two entries, one 15 - reset-names : list of reset signal names. Names should be "powerdown" and "softreset" 16 See: Documentation/devicetree/bindings/reset/st,stih407-powerdown.yaml 17 See: Documentation/devicetree/bindings/reset/reset.txt 19 - #address-cells, #size-cells : should be '1' if the device has sub-nodes [all …]
|
| H A D | ehci-st.txt | 4 - compatible : must be "st,st-ehci-300x" 5 - reg : physical base addresses of the controller and length of memory mapped 7 - interrupts : one EHCI interrupt should be described here 8 - pinctrl-names : a pinctrl state named "default" must be defined 9 - pinctrl-0 : phandle referencing pin configuration of the USB controller 10 See: Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt 11 - clocks : phandle list of usb clocks 12 - clock-names : should be "ic" for interconnect clock and "clk48" 13 See: Documentation/devicetree/bindings/clock/clock-bindings.txt 15 - phys : phandle for the PHY device [all …]
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3568-wolfvision-pf5-display.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) 8 /dts-v1/; 11 #include <dt-bindings/clock/rk3568-cru.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/pinctrl/rockchip.h> 15 #include <dt-bindings/soc/rockchip,vop2.h> 19 compatible = "pwm-backlight"; 20 brightness-levels = <0 255>; 21 default-brightness-level = <255>; [all …]
|
| H A D | rk3588-jaguar-ethernet-switch.dtso | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * (manual: https://embedded.cherry.de/jaguar-ethernet-switch-user-manual/) 10 * two user controllable LEDs, and an M12 12-pin connector which exposes the 12 * - RS232/RS485 (max 250Kbps/500Kbps, RX pin1, TX pin2) 13 * - two digital inputs (pin4 routed to GPIO3_C5 on SoC, pin5 to GPIO4_B4) 14 * - two digital outputs (pin7 routed to GPIO3_D3 on SoC, pin8 to GPIO3_D1) 15 * - two analog inputs (pin10 to channel1 of ADS1015, pin11 to channel2) 17 * RK3588 Jaguar can be powered entirely through the adapter via the M8 3-pin 18 * connector (12-24V). 21 /dts-v1/; [all …]
|
| H A D | rk3566-anbernic-rg-arc-d.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 /dts-v1/; 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/input/linux-event-codes.h> 7 #include <dt-bindings/pinctrl/rockchip.h> 8 #include "rk3566-anbernic-rg-arc.dtsi" 11 model = "Anbernic RG ARC-D"; 12 compatible = "anbernic,rg-arc-d", "rockchip,rk3566"; 23 pinctrl-0 = <&i2c2m1_xfer>; 24 pinctrl-names = "default"; [all …]
|
| /linux/Documentation/devicetree/bindings/pwm/ |
| H A D | pwm-st.txt | 1 STMicroelectronics PWM driver bindings 2 -------------------------------------- 5 - compatible : "st,pwm" 6 - #pwm-cells : Number of cells used to specify a PWM. First cell 7 specifies the per-chip index of the PWM to use and the 8 second cell is the period in nanoseconds - fixed to 2 10 - reg : Physical base address and length of the controller's 12 - pinctrl-names: Set to "default". 13 - pinctrl-0: List of phandles pointing to pin configuration nodes 15 For Pinctrl properties, please refer to [1]. [all …]
|
| /linux/arch/arm64/boot/dts/qcom/ |
| H A D | msm8939-longcheer-l9100.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 /dts-v1/; 5 #include "msm8939-pm8916.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 12 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h> 17 chassis-type = "handset"; [all …]
|
| /linux/Documentation/devicetree/bindings/input/touchscreen/ |
| H A D | sis_i2c.txt | 4 - compatible: must be "sis,9200-ts" 5 - reg: i2c slave address 6 - interrupts: touch controller interrupt (see interrupt 10 - pinctrl-names: should be "default" (see pinctrl binding [1]). 11 - pinctrl-0: a phandle pointing to the pin settings for the 12 device (see pinctrl binding [1]). 13 - attn-gpios: the gpio pin used as attention line 14 - reset-gpios: the gpio pin used to reset the controller 15 - wakeup-source: touchscreen can be used as a wakeup source 17 [0]: Documentation/devicetree/bindings/interrupt-controller/interrupts.txt [all …]
|
| /linux/Documentation/devicetree/bindings/mfd/ |
| H A D | brcm,bcm6358-gpio-sysctl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mfd/brcm,bcm6358-gpio-sysctl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Álvaro Fernández Rojas <noltari@gmail.com> 11 - Jonas Gorski <jonas.gorski@gmail.com> 18 "#address-cells": true 20 "#size-cells": true 24 - const: brcm,bcm6358-gpio-sysctl 25 - const: syscon [all …]
|
| H A D | as3722.txt | 4 ------------------- 5 - compatible: Must be "ams,as3722". 6 - reg: I2C device address. 7 - interrupt-controller: AS3722 has internal interrupt controller which takes the 8 interrupt request from internal sub-blocks like RTC, regulators, GPIOs as well 10 - #interrupt-cells: Should be set to 2 for IRQ number and flags. 12 of AS3722 are defined at dt-bindings/mfd/as3722.h 14 interrupts.txt, using dt-bindings/irq. 17 -------------------- 18 - ams,enable-internal-int-pullup: Boolean property, to enable internal pullup on [all …]
|
| H A D | brcm,bcm6318-gpio-sysctl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mfd/brcm,bcm6318-gpio-sysctl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Álvaro Fernández Rojas <noltari@gmail.com> 11 - Jonas Gorski <jonas.gorski@gmail.com> 18 "#address-cells": true 20 "#size-cells": true 24 - const: brcm,bcm6318-gpio-sysctl 25 - const: syscon [all …]
|
| H A D | brcm,bcm6328-gpio-sysctl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mfd/brcm,bcm6328-gpio-sysctl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Álvaro Fernández Rojas <noltari@gmail.com> 11 - Jonas Gorski <jonas.gorski@gmail.com> 18 "#address-cells": true 20 "#size-cells": true 24 - const: brcm,bcm6328-gpio-sysctl 25 - const: syscon [all …]
|
| H A D | brcm,bcm63268-gpio-sysctl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mfd/brcm,bcm63268-gpio-sysctl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Álvaro Fernández Rojas <noltari@gmail.com> 11 - Jonas Gorski <jonas.gorski@gmail.com> 18 "#address-cells": true 20 "#size-cells": true 24 - const: brcm,bcm63268-gpio-sysctl 25 - const: syscon [all …]
|
| /linux/arch/arm/boot/dts/microchip/ |
| H A D | sama5d3_uart.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * sama5d3_uart.dtsi - Device Tree Include file for SAMA5D3 SoC with 9 #include <dt-bindings/pinctrl/at91.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/clock/at91.h> 12 #include <dt-bindings/mfd/at91-usart.h> 22 pinctrl@fffff200 { 24 pinctrl_uart0: uart0-0 { 32 pinctrl_uart1: uart1-0 { 41 compatible = "atmel,at91sam9260-usart"; [all …]
|
| /linux/Documentation/devicetree/bindings/media/ |
| H A D | atmel-isi.txt | 2 ---------------------------------- 5 - compatible: must be "atmel,at91sam9g45-isi" or "microchip,sam9x60-isi". 6 - reg: physical base address and length of the registers set for the device. 7 - interrupts: should contain IRQ line for the ISI. 8 - clocks: list of clock specifiers, corresponding to entries in the clock-names 9 property; please refer to clock-bindings.txt. 10 - clock-names: required elements: "isi_clk". 11 - pinctrl-names, pinctrl-0: please refer to pinctrl-bindings.txt. 14 'port' child node with child 'endpoint' node. Please refer to the bindings 15 defined in Documentation/devicetree/bindings/media/video-interfaces.txt. [all …]
|