| /linux/Documentation/devicetree/bindings/pci/ |
| H A D | mediatek-pcie-gen3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/mediatek-pcie-gen3.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Gen3 PCIe controller on MediaTek SoCs 10 - Jianjun Wang <jianjun.wang@mediatek.com> 13 PCIe Gen3 MAC controller for MediaTek SoCs, it supports Gen3 speed 16 This PCIe controller supports up to 256 MSI vectors, the MSI hardware 19 +-----+ 21 +-----+ [all …]
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | mediatek,net.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Lorenzo Bianconi <lorenzo@kernel.org> 11 - Felix Fietkau <nbd@nbd.name> 20 - mediatek,mt2701-eth 21 - mediatek,mt7623-eth 22 - mediatek,mt7621-eth 23 - mediatek,mt7622-eth 24 - mediatek,mt7629-eth [all …]
|
| /linux/arch/arm64/boot/dts/airoha/ |
| H A D | en7581.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 #include <dt-bindings/interrupt-controller/irq.h> 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/clock/en7523-clk.h> 6 #include <dt-bindings/reset/airoha,en7581-reset.h> 9 interrupt-parent = <&gic>; 10 #address-cells = <2>; 11 #size-cells = <2>; 13 reserved-memory { 14 #address-cells = <2>; [all …]
|
| /linux/drivers/net/wireless/intel/iwlwifi/ |
| H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 obj-$(CONFIG_IWLWIFI) += iwlwifi.o 4 iwlwifi-objs += iwl-io.o 5 iwlwifi-objs += iwl-drv.o 6 iwlwifi-objs += iwl-debug.o 7 iwlwifi-objs += iwl-nvm-utils.o 8 iwlwifi-objs += iwl-utils.o 9 iwlwifi-objs += iwl-phy-db.o iwl-nvm-parse.o 12 iwlwifi-objs += pcie/ctxt-info.o pcie/ctxt-info-v2.o pcie/drv.o pcie/utils.o 13 iwlwifi-objs += pcie/gen1_2/rx.o pcie/gen1_2/tx.o pcie/gen1_2/trans.o [all …]
|
| /linux/drivers/bcma/ |
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 16 # Support for Block-I/O. SELECT this from the driver that needs it. 26 bool "Support for BCMA on PCI-host bus" 46 BCMA bus may have many versions of PCIe core. This driver 48 1) PCIe core working in clientmode 49 2) PCIe Gen 2 clientmode core 51 In general PCIe (Gen 2) clientmode core is required on PCIe 54 This driver is also prerequisite for a hostmode PCIe core 78 bool "ChipCommon-attached serial flash support" 95 bool "BCMA Broadcom GBIT MAC COMMON core driver" [all …]
|
| /linux/Documentation/networking/ |
| H A D | representors.rst | 1 .. SPDX-License-Identifier: GPL-2.0 9 used to control internal switching on SmartNICs. For the closely-related port 10 representors on physical (multi-port) switches, see 14 ---------- 16 Since the mid-2010s, network cards have started offering more complex 17 virtualisation capabilities than the legacy SR-IOV approach (with its simple 18 MAC/VLAN-based switching model) can support. This led to a desire to offload 19 software-defined networks (such as OpenVSwitch) to these NICs to specify the 24 virtual switches and IOV devices. Just as each physical port of a Linux- 42 ----------- [all …]
|
| /linux/drivers/pci/controller/ |
| H A D | pcie-mediatek-gen3.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * MediaTek PCIe host controller driver. 11 #include <linux/clk-provider.h> 15 #include <linux/irqchip/irq-msi-lib.h> 79 #define PCIE_MSI_ENABLE GENMASK(PCIE_MSI_SET_NUM + 8 - 1, 8) 83 GENMASK(PCIE_INTX_SHIFT + PCI_NUM_INTX - 1, PCIE_INTX_SHIFT) 87 #define PCIE_MSI_SET_ENABLE GENMASK(PCIE_MSI_SET_NUM - 1, 0) 124 (((((size) - 1) << 1) & GENMASK(6, 1)) | PCIE_ATR_EN) 136 /* Time in ms needed to complete PCIe reset on EN7581 SoC */ 152 * struct mtk_gen3_pcie_pdata - differentiate between host generations [all …]
|
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 11 tristate "Aardvark PCIe controller" 18 Add support for Aardvark 64bit PCIe Host Controller. This 23 tristate "Altera PCIe controller" 26 Say Y here if you want to enable PCIe controller support on Altera 30 tristate "Altera PCIe MSI feature" 35 Say Y here if you want PCIe MSI support for the Altera FPGA. 44 tristate "Apple PCIe controller" 51 Say Y here if you want to enable PCIe controller support on Apple 52 system-on-chips, like the Apple M1. This is required for the USB [all …]
|
| H A D | pcie-mediatek.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * MediaTek PCIe host controller driver. 15 #include <linux/irqchip/irq-msi-lib.h> 33 /* PCIe shared registers */ 39 /* PCIe per port registers */ 70 /* PCIe V2 share registers */ 75 /* PCIe V2 per-port registers */ 98 * Define PCIe to AHB window size as 2^33 to support max 8GB address space 104 /* PCIe V2 configuration transaction header */ 128 (GENMASK(((size) - 1), 0) << ((where) & 0x3)) [all …]
|
| /linux/drivers/net/ethernet/intel/fm10k/ |
| H A D | fm10k_pci.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright(c) 2013 - 2019 Intel Corporation. */ 15 * fm10k_pci_tbl - PCI Device ID Table 35 struct fm10k_intfc *interface = hw->back; in fm10k_read_pci_cfg_word() 38 if (FM10K_REMOVED(hw->hw_addr)) in fm10k_read_pci_cfg_word() 41 pci_read_config_word(interface->pdev, reg, &value); in fm10k_read_pci_cfg_word() 50 u32 __iomem *hw_addr = READ_ONCE(hw->hw_addr); in fm10k_read_reg() 58 struct fm10k_intfc *interface = hw->back; in fm10k_read_reg() 59 struct net_device *netdev = interface->netdev; in fm10k_read_reg() 61 hw->hw_addr = NULL; in fm10k_read_reg() [all …]
|
| H A D | fm10k_type.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* Copyright(c) 2013 - 2019 Intel Corporation. */ 41 /* PCIe payload size */ 53 /* PCIe MSI-X Capability info */ 60 /* PCIe SR-IOV Info */ 64 #define FM10K_ERR_PARAM -2 65 #define FM10K_ERR_NO_RESOURCES -3 66 #define FM10K_ERR_REQUESTS_PENDING -4 67 #define FM10K_ERR_RESET_REQUESTED -5 68 #define FM10K_ERR_DMA_PENDING -6 [all …]
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt7986a-rfb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 8 #include <dt-bindings/pinctrl/mt65xx.h> 14 chassis-type = "embedded"; 15 compatible = "mediatek,mt7986a-rfb", "mediatek,mt7986a"; 22 stdout-path = "serial0:115200n8"; 30 reg_1p8v: regulator-1p8v { 31 compatible = "regulator-fixed"; 32 regulator-name = "fixed-1.8V"; 33 regulator-min-microvolt = <1800000>; [all …]
|
| H A D | mt7986a-bananapi-bpi-r3-mini.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Authors: Frank Wunderlich <frank-w@public-files.de> 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/leds/common.h> 14 #include <dt-bindings/pinctrl/mt65xx.h> 19 model = "Bananapi BPI-R3 Mini"; 20 chassis-type = "embedded"; 21 compatible = "bananapi,bpi-r3mini", "mediatek,mt7986a"; [all …]
|
| H A D | mt7622-bananapi-bpi-r64.dts | 5 * SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 /dts-v1/; 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/leds/common.h> 17 model = "Bananapi BPI-R64"; 18 chassis-type = "embedded"; 19 compatible = "bananapi,bpi-r64", "mediatek,mt7622"; 26 stdout-path = "serial0:115200n8"; 32 proc-supply = <&mt6380_vcpu_reg>; [all …]
|
| /linux/arch/arm/boot/dts/mediatek/ |
| H A D | mt7629-rfb.dts | 1 // SPDX-License-Identifier: GPL-2.0 7 /dts-v1/; 8 #include <dt-bindings/input/input.h> 13 compatible = "mediatek,mt7629-rfb", "mediatek,mt7629"; 20 stdout-path = "serial0:115200n8"; 23 gpio-keys { 24 compatible = "gpio-keys"; 26 button-reset { 32 button-wps { 44 reg_3p3v: regulator-3p3v { [all …]
|
| /linux/drivers/net/wireless/realtek/rtlwifi/rtl8192de/ |
| H A D | hw.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright(c) 2009-2012 Realtek Corporation.*/ 52 rtlpci->reg_bcn_ctrl_val |= set_bits; in _rtl92de_set_bcn_ctrl_reg() 53 rtlpci->reg_bcn_ctrl_val &= ~clear_bits; in _rtl92de_set_bcn_ctrl_reg() 54 rtl_write_byte(rtlpriv, REG_BCN_CTRL, (u8) rtlpci->reg_bcn_ctrl_val); in _rtl92de_set_bcn_ctrl_reg() 73 *((u32 *) (val)) = rtlpci->receive_config; in rtl92de_get_hw_reg() 85 struct rtl_mac *mac = rtl_mac(rtl_priv(hw)); in rtl92de_set_hw_reg() local 91 if (rtlpci->acm_method != EACMWAY2_SW) in rtl92de_set_hw_reg() 92 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_ACM_CTRL, in rtl92de_set_hw_reg() 99 (union aci_aifsn *)(&(mac->ac[0].aifs)); in rtl92de_set_hw_reg() [all …]
|
| /linux/drivers/net/ethernet/atheros/atl1e/ |
| H A D | atl1e_hw.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved. 36 * 00-0B-6A-F6-00-DC in atl1e_hw_set_mac_addr() 40 value = (((u32)hw->mac_addr[2]) << 24) | in atl1e_hw_set_mac_addr() 41 (((u32)hw->mac_addr[3]) << 16) | in atl1e_hw_set_mac_addr() 42 (((u32)hw->mac_addr[4]) << 8) | in atl1e_hw_set_mac_addr() 43 (((u32)hw->mac_addr[5])) ; in atl1e_hw_set_mac_addr() 46 value = (((u32)hw->mac_addr[0]) << 8) | in atl1e_hw_set_mac_addr() 47 (((u32)hw->mac_addr[1])) ; in atl1e_hw_set_mac_addr() 53 * return 0 if get valid mac address, [all …]
|
| /linux/drivers/net/ethernet/emulex/benet/ |
| H A D | be_cmds.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2005 - 2016 Broadcom 7 * linux-drivers@emulex.com 20 …"Optics faulted/incorrectly installed/not installed - Reseat optics. If issue not resolved, replac… 24 "Uncertified optics – Replace with Avago-certified optics to enable link operation." 35 "Link is non-operational", 103 u32 cmd_privileges = adapter->cmd_privileges; in be_cmd_allowed() 116 return wrb->payload.embedded_payload; in embedded_payload() 121 struct be_queue_info *mccq = &adapter->mcc_obj.q; in be_mcc_notify() 125 return -EIO; in be_mcc_notify() [all …]
|
| /linux/arch/powerpc/boot/dts/ |
| H A D | akebono.dts | 12 /dts-v1/; 17 #address-cells = <2>; 18 #size-cells = <2>; 21 dcr-parent = <&{/cpus/cpu@0}>; 28 #address-cells = <1>; 29 #size-cells = <0>; 35 clock-frequency = <1600000000>; // 1.6 GHz 36 timebase-frequency = <100000000>; // 100Mhz 37 i-cache-line-size = <32>; 38 d-cache-line-size = <32>; [all …]
|
| H A D | mpc8308rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 25 #address-cells = <1>; 26 #size-cells = <0>; 31 d-cache-line-size = <32>; 32 i-cache-line-size = <32>; 33 d-cache-size = <16384>; 34 i-cache-size = <16384>; [all …]
|
| H A D | xpedite5200_xmon.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 7 * xMon boot loader memory map which differs from U-Boot's. 10 /dts-v1/; 15 #address-cells = <1>; 16 #size-cells = <1>; 17 form-factor = "PMC/XMC"; 18 boot-bank = <0x0>; 33 #address-cells = <1>; 34 #size-cells = <0>; 39 d-cache-line-size = <32>; // 32 bytes [all …]
|
| /linux/drivers/net/ethernet/cavium/ |
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 26 standalone PCIe NIC chip. 36 tristate "Thunder MAC interface driver (BGX)" 42 This driver supports programming and controlling of MAC 46 tristate "Thunder MAC interface driver (RGX)" 105 will be called liquidio_vf. MSI-X interrupt support is required
|
| /linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx6qdl-mba6.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright 2013-2021 TQ-Systems GmbH 6 * Author: Markus Niebel <Markus.Niebel@tq-group.com> 9 #include <dt-bindings/clock/imx6qdl-clock.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/sound/fsl-imx-audmux.h> 18 /delete-property/ mmc2; 19 /delete-property/ mmc3; 24 stdout-path = &uart2; [all …]
|
| /linux/Documentation/devicetree/bindings/net/dsa/ |
| H A D | mscc,ocelot.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Vladimir Oltean <vladimir.oltean@nxp.com> 11 - Claudiu Manoil <claudiu.manoil@nxp.com> 12 - Alexandre Belloni <alexandre.belloni@bootlin.com> 13 - UNGLinuxDriver@microchip.com 16 There are multiple switches which are either part of the Ocelot-1 family, or 19 SPI or PCIe. The present DSA binding shall be used when the host controlling 22 Frame DMA or register-based I/O. [all …]
|
| /linux/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/ |
| H A D | hw.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright(c) 2009-2010 Realtek Corporation.*/ 28 struct rtl8192_tx_ring *ring = &rtlpci->tx_ring[BEACON_QUEUE]; in _rtl8821ae_return_beacon_queue_skb() 33 spin_lock_irqsave(&rtlpriv->locks.irq_th_lock, flags); in _rtl8821ae_return_beacon_queue_skb() 34 while (skb_queue_len(&ring->queue)) { in _rtl8821ae_return_beacon_queue_skb() 35 struct rtl_tx_desc *entry = &ring->desc[ring->idx]; in _rtl8821ae_return_beacon_queue_skb() 36 struct sk_buff *skb = __skb_dequeue(&ring->queue); in _rtl8821ae_return_beacon_queue_skb() 38 dma_unmap_single(&rtlpci->pdev->dev, in _rtl8821ae_return_beacon_queue_skb() 39 rtlpriv->cfg->ops->get_desc(hw, (u8 *)entry, in _rtl8821ae_return_beacon_queue_skb() 41 skb->len, DMA_TO_DEVICE); in _rtl8821ae_return_beacon_queue_skb() [all …]
|