| /freebsd/sys/contrib/device-tree/Bindings/pci/ |
| H A D | mediatek-pcie-gen3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/mediatek-pcie-gen3.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Gen3 PCIe controller on MediaTek SoCs 10 - Jianjun Wang <jianjun.wang@mediatek.com> 13 PCIe Gen3 MAC controller for MediaTek SoCs, it supports Gen3 speed 16 This PCIe controller supports up to 256 MSI vectors, the MSI hardware 19 +-----+ 21 +-----+ [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/net/ |
| H A D | mediatek,net.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Lorenzo Bianconi <lorenzo@kernel.org> 11 - Felix Fietkau <nbd@nbd.name> 20 - mediatek,mt2701-eth 21 - mediatek,mt7623-eth 22 - mediatek,mt7621-eth 23 - mediatek,mt7622-eth 24 - mediatek,mt7629-eth [all …]
|
| /freebsd/sys/contrib/device-tree/src/mips/ralink/ |
| H A D | mt7621.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 #include <dt-bindings/interrupt-controller/mips-gic.h> 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/clock/mt7621-clk.h> 5 #include <dt-bindings/reset/mt7621-reset.h> 8 compatible = "mediatek,mt7621-soc"; 10 #address-cells = <1>; 11 #size-cells = <1>; 14 #address-cells = <1>; 15 #size-cells = <0>; [all …]
|
| /freebsd/sys/modules/iwlwifi/ |
| H A D | Makefile | 11 SRCS= iwl-dbg-tlv.c iwl-drv.c iwl-debug.c iwl-devtrace.c iwl-io.c 12 SRCS+= iwl-nvm-parse.c iwl-nvm-utils.c iwl-trans.c iwl-phy-db.c 13 SRCS+= iwl-utils.c 17 SRCS+= cfg/rf-fm.c cfg/rf-gf.c cfg/rf-hr.c cfg/rf-jf.c cfg/rf-pe.c 18 SRCS+= cfg/rf-wh.c 21 SRCS+= fw/notif-wait.c fw/paging.c fw/pnvm.c fw/regulatory.c fw/rs.c 25 SRCS+= pcie/ctxt-info-v2.c pcie/ctxt-info.c pcie/drv.c pcie/utils.c 26 SRCS+= pcie/gen1_2/rx.c pcie/gen1_2/trans-gen2.c pcie/gen1_2/trans.c 27 SRCS+= pcie/gen1_2/tx-gen2.c pcie/gen1_2/tx.c 30 SRCS+= mvm/ftm-initiator.c mvm/ftm-responder.c mvm/fw.c [all …]
|
| /freebsd/share/man/man4/ |
| H A D | ral.4 | 1 .\"- 2 .\" SPDX-License-Identifier: ISC 4 .\" Copyright (c) 2005-2010 Damien Bergamini <damien.bergamini@free.fr> 28 .Bd -ragged -offset indent 39 .Bd -literal -offset indent 45 driver supports PCI/PCIe/CardBus wireless adapters based on the Ralink RT2500, 49 It consists of two integrated chips, an RT2560 MAC/BBP and an RT2525 radio 54 It consists of two integrated chips, an RT2561 MAC/BBP and an RT2527 radio 60 The RT2600 chipset consists of two integrated chips, an RT2661 MAC/BBP and an 62 This chipset uses the MIMO (multiple-input multiple-output) technology with [all …]
|
| H A D | ice.4 | 2 .\" SPDX-License-Identifier: BSD-3-Clause 4 .\" Copyright (c) 2019-2020, Intel Corporation 63 .Cd dev.ice.#.hw.mac.* 73 .Bl -bullet -compact 91 .Sx Link-Level Flow Control 113 .Sx Optics and auto-negotiation 115 .Sx PCI-Express Slot Bandwidth 236 To use RDMA monitoring, more MSI-X interrupts may need to be reserved. 241 .Bd -literal -offset indent 245 The number of extra MSI-X interrupt vectors may need to be adjusted. [all …]
|
| H A D | rtwn_pci.4 | 1 .\"- 2 .\" SPDX-License-Identifier: BSD-2-Clause 37 .Nd Realtek wireless rtwn network driver PCI/PCIe support 42 .Bd -ragged -offset indent 51 driver provides support for PCIe wireless network devices to the 56 that combines a MAC, a 1T1R capable baseband and an RF in a single chip. 61 driver supports the following PCIe Wi-Fi devices: 63 .Bl -bullet -offset indent -compact
|
| H A D | re.4 | 15 .\" 4. Neither the name of the author nor the names of any co-contributors 36 .Nd "RealTek 8139C+/8169/816xS/811xS/8168/810xE/8111 PCI/PCIe Ethernet adapter driver" 41 .Bd -ragged -offset indent 49 .Bd -literal -offset indent 57 PCIe Ethernet controllers. 67 features, and use a descriptor-based DMA mechanism. 71 The 8139C+ is a single-chip solution combining both a 10/100 MAC and PHY. 72 The 8169 is a 10/100/1000 MAC only, requiring a GMII or TBI external PHY. 73 The 816xS, 811xS, 8168 and 8111 are single-chip devices containing both a 74 10/100/1000 MAC and 10/100/1000 copper PHY. [all …]
|
| /freebsd/sys/dts/powerpc/ |
| H A D | p3041si.dtsi | 4 * Copyright 2010-2011 Freescale Semiconductor Inc. 35 /dts-v1/; 39 #address-cells = <2>; 40 #size-cells = <2>; 41 interrupt-parent = <&mpic>; 102 #address-cells = <1>; 103 #size-cells = <0>; 108 bus-frequency = <749999996>; 109 next-level-cache = <&L2_0>; 110 L2_0: l2-cache { [all …]
|
| H A D | p5020si.dtsi | 4 * Copyright 2010-2011 Freescale Semiconductor Inc. 35 /dts-v1/; 39 #address-cells = <2>; 40 #size-cells = <2>; 41 interrupt-parent = <&mpic>; 108 #address-cells = <1>; 109 #size-cells = <0>; 114 bus-frequency = <799999998>; 115 next-level-cache = <&L2_0>; 116 L2_0: l2-cache { [all …]
|
| H A D | p2041si.dtsi | 35 /dts-v1/; 39 #address-cells = <2>; 40 #size-cells = <2>; 41 interrupt-parent = <&mpic>; 101 #address-cells = <1>; 102 #size-cells = <0>; 107 bus-frequency = <749999996>; 108 next-level-cache = <&L2_0>; 109 L2_0: l2-cache { 110 next-level-cache = <&cpc>; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/mediatek/ |
| H A D | mt7986a-rfb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 8 #include <dt-bindings/pinctrl/mt65xx.h> 14 chassis-type = "embedded"; 15 compatible = "mediatek,mt7986a-rfb", "mediatek,mt7986a"; 22 stdout-path = "serial0:115200n8"; 30 reg_1p8v: regulator-1p8v { 31 compatible = "regulator-fixed"; 32 regulator-name = "fixed-1.8V"; 33 regulator-min-microvolt = <1800000>; [all …]
|
| H A D | mt7622-bananapi-bpi-r64.dts | 5 * SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 /dts-v1/; 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/leds/common.h> 17 model = "Bananapi BPI-R64"; 18 chassis-type = "embedded"; 19 compatible = "bananapi,bpi-r64", "mediatek,mt7622"; 26 stdout-path = "serial0:115200n8"; 32 proc-supply = <&mt6380_vcpu_reg>; [all …]
|
| H A D | mt7986a-bananapi-bpi-r3-mini.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Authors: Frank Wunderlich <frank-w@public-files.de> 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/leds/common.h> 14 #include <dt-bindings/pinctrl/mt65xx.h> 19 model = "Bananapi BPI-R3 Mini"; 20 chassis-type = "embedded"; 21 compatible = "bananapi,bpi-r3mini", "mediatek,mt7986a"; [all …]
|
| H A D | mt7986a-bananapi-bpi-r3.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5 * Frank Wunderlich <frank-w@public-files.de> 9 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/leds/common.h> 13 #include <dt-bindings/pinctrl/mt65xx.h> 18 model = "Bananapi BPI-R3"; 19 chassis-type = "embedded"; 20 compatible = "bananapi,bpi-r3", "mediatek,mt7986a"; [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/mediatek/ |
| H A D | mt7629-rfb.dts | 1 // SPDX-License-Identifier: GPL-2.0 7 /dts-v1/; 8 #include <dt-bindings/input/input.h> 13 compatible = "mediatek,mt7629-rfb", "mediatek,mt7629"; 20 stdout-path = "serial0:115200n8"; 23 gpio-keys { 24 compatible = "gpio-keys"; 26 button-rese [all...] |
| H A D | mt7623.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (c) 2017-2018 MediaTek Inc. 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/clock/mt2701-clk.h> 13 #include <dt-bindings/pinctrl/mt7623-pinfunc.h> 14 #include <dt-bindings/power/mt2701-power.h> 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/phy/phy.h> 17 #include <dt-bindings/reset/mt2701-resets.h> [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/apm/ |
| H A D | apm-storm.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * dts file for AppliedMicro (APM) X-Gene Storm SOC 9 compatible = "apm,xgene-storm"; 10 interrupt-parent = <&gic>; 11 #address-cells = <2>; 12 #size-cells = <2>; 15 #address-cells = <2>; 16 #size-cells = <0>; 22 enable-method = "spin-table"; 23 cpu-release-addr = <0x1 0x0000fff8>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/clock/ |
| H A D | mvebu-gated-clock.txt | 12 ----------------------------------- 14 1 pex0_en PCIe 0 Clock out 15 2 pex1_en PCIe 1 Clock out 18 5 pex0 PCIe Cntrl 0 19 9 pex1 PCIe Cntrl 1 29 ----------------------------------- 33 5 pex0 PCIe 0 Clock out 34 6 pex1 PCIe 1 Clock out 42 19 gop Gigabit Ethernet MAC 56 ----------------------------------- [all …]
|
| H A D | qcom,sdx75-gcc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,sdx75-gcc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Imran Shaik <quic_imrashai@quicinc.com> 11 - Taniya Das <quic_tdas@quicinc.com> 17 See also:: include/dt-bindings/clock/qcom,sdx75-gcc.h 21 const: qcom,sdx75-gcc 25 - description: Board XO source 26 - description: Sleep clock source [all …]
|
| /freebsd/sys/contrib/device-tree/src/powerpc/ |
| H A D | akebono.dts | 12 /dts-v1/; 17 #address-cells = <2>; 18 #size-cells = <2>; 21 dcr-parent = <&{/cpus/cpu@0}>; 28 #address-cells = <1>; 29 #size-cells = <0>; 35 clock-frequency = <1600000000>; // 1.6 GHz 36 timebase-frequency = <100000000>; // 100Mhz 37 i-cache-line-size = <32>; 38 d-cache-line-size = <32>; [all …]
|
| H A D | mpc8308rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 25 #address-cells = <1>; 26 #size-cells = <0>; 31 d-cache-line-size = <32>; 32 i-cache-line-size = <32>; 33 d-cache-size = <16384>; 34 i-cache-size = <16384>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/mfd/ |
| H A D | syscon.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 12 represent as any specific type of device. The typical use-case is 13 for some other node's driver, or platform-specific code, to acquire 20 - Lee Jones <lee@kernel.org> 30 - al,alpine-sysfabric-servic 31 - allwinner,sun8i-a83t-system-controller 32 - allwinner,sun8i-h3-system-controller 33 - allwinner,sun8i-v3s-system-controller [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm/nxp/imx/ |
| H A D | imx6qdl-mba6.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright 2013-2021 TQ-Systems GmbH 6 * Author: Markus Niebel <Markus.Niebel@tq-group.com> 9 #include <dt-bindings/clock/imx6qdl-clock.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/sound/fsl-imx-audmux.h> 18 /delete-property/ mmc2; 19 /delete-property/ mmc3; 24 stdout-path = &uart2; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/net/dsa/ |
| H A D | mscc,ocelot.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Vladimir Oltean <vladimir.oltean@nxp.com> 11 - Claudiu Manoil <claudiu.manoil@nxp.com> 12 - Alexandre Belloni <alexandre.belloni@bootlin.com> 13 - UNGLinuxDriver@microchip.com 16 There are multiple switches which are either part of the Ocelot-1 family, or 19 SPI or PCIe. The present DSA binding shall be used when the host controlling 22 Frame DMA or register-based I/O. [all …]
|