non\-exclusive (full) in projects: linux

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched +full:non +full:- +full:exclusive (Results 1 – 25 of 549) sorted by relevance

12 3 4 5 6 7 8 9 10 >>...22

/linux/Documentation/filesystems/
H A D	directory-locking.rst	`7 kinds of locks - per-inode (->i_rwsem) and per-filesystem 8 (->s_vfs_rename_mutex). 10 When taking the i_rwsem on multiple non-directory objects, we 26 * lock the directory we are accessing (exclusive) 30 * lock the parent (exclusive) 32 * lock the victim (exclusive) 36 * lock the parent (exclusive) 38 * lock the source (exclusive; probably could be weakened to shared) 40 5. rename that is _not_ cross-directory. Locking rules: 42 * lock the parent (exclusive) [all …]`
/linux/tools/testing/selftests/net/
H A D	ipv6_flowlabel_mgr.c	1 // SPDX-License-Identifier: GPL-2.0 79 explain("cannot get non-existent label"); in run_tests() 82 explain("cannot put non-existent label"); in run_tests() 95 explain("cannot get it again with the exclusive (FL_FL_EXCL) flag"); in run_tests() 104 explain("create a new exclusive label (FL_S_EXCL)"); in run_tests() 106 explain("cannot get it again in non-exclusive mode"); in run_tests() 108 explain("cannot get it again in exclusive mode either"); in run_tests() 122 explain("create a new user-private label (FL_S_USER)"); in run_tests() 124 explain("cannot get it again in non-exclusive mode"); in run_tests() 126 explain("cannot get it again in exclusive mode"); in run_tests() [all …]
/linux/tools/perf/pmu-events/arch/x86/alderlaken/
H A D	cache.json	47 …talled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 51 …che or translation lookaside buffer (TLB) miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 56 …the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).", 60 …nstruction cache or translation lookaside buffer (TLB) miss which hit in DRAM or MMIO (non-DRAM).", 83 … the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 91 …ber of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).", 179 …uops retired that hit in the L3 cache, in which a snoop was required, and non-modified data was fo… 455 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… 461 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… 510 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… [all …]
/linux/kernel/sched/
H A D	wait.c	1 // SPDX-License-Identifier: GPL-2.0-only 11 spin_lock_init(&wq_head->lock); in __init_waitqueue_head() 12 lockdep_set_class_and_name(&wq_head->lock, key, name); in __init_waitqueue_head() 13 INIT_LIST_HEAD(&wq_head->head); in __init_waitqueue_head() 22 wq_entry->flags &= ~WQ_FLAG_EXCLUSIVE; in add_wait_queue() 23 spin_lock_irqsave(&wq_head->lock, flags); in add_wait_queue() 25 spin_unlock_irqrestore(&wq_head->lock, flags); in add_wait_queue() 33 wq_entry->flags \|= WQ_FLAG_EXCLUSIVE; in add_wait_queue_exclusive() 34 spin_lock_irqsave(&wq_head->lock, flags); in add_wait_queue_exclusive() 36 spin_unlock_irqrestore(&wq_head->lock, flags); in add_wait_queue_exclusive() [all …]
/linux/Documentation/admin-guide/
H A D	cgroup-v2.rst	1 .. _cgroup-v2: 11 conventions of cgroup v2. It describes all userland-visible aspects 14 v1 is available under :ref:`Documentation/admin-guide/cgroup-v1/index.rst <cgroup-v1>`. 22 1-1. Terminology 23 1-2. What is cgroup? 25 2-1. Mounting 26 2-2. Organizing Processes and Threads 27 2-2-1. Processes 28 2-2-2. Threads 29 2-3. [Un]populated Notification [all …]
/linux/tools/perf/pmu-events/arch/x86/elkhartlake/
H A D	cache.json	24 … The XQ may reject transactions from the L2Q (non-cacheable requests), BBL (L2 misses) and WOB (L… 81 …talled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 85 …che or translation lookaside buffer (TLB) miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 90 …the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).", 94 …nstruction cache or translation lookaside buffer (TLB) miss which hit in DRAM or MMIO (non-DRAM).", 117 … the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 125 …ber of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).", 345 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… 351 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… 455 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… [all …]
/linux/tools/perf/pmu-events/arch/x86/snowridgex/
H A D	cache.json	24 … The XQ may reject transactions from the L2Q (non-cacheable requests), BBL (L2 misses) and WOB (L… 81 …talled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 85 …che or translation lookaside buffer (TLB) miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 90 …the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).", 94 …nstruction cache or translation lookaside buffer (TLB) miss which hit in DRAM or MMIO (non-DRAM).", 117 … the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", 125 …ber of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).", 345 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… 351 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… 455 … were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was fo… [all …]
/linux/Documentation/locking/
H A D	lockdep-design.rst	8 Lock-class 9 ---------- 19 The validator tracks the 'usage state' of lock-classes, and it tracks 20 the dependencies between different lock-classes. Lock usage indicates 22 dependency can be understood as lock order, where L1 -> L2 suggests that 29 A lock-class's behavior is constructed by its instances collectively: 30 when the first instance of a lock-class is used after bootup the class 33 the class. A lock-class does not go away when a lock instance does, but 39 ----- 41 The validator tracks lock-class usage history and divides the usage into [all …]
/linux/kernel/cgroup/
H A D	cpuset.c	7 * Copyright (C) 2004-2007 Silicon Graphics, Inc. 11 * sysfs is Copyright (c) 2001-3 Patrick Mochel 13 * 2003-10-10 Written by Simon Derr. 14 * 2003-10-22 Updates by Stephen Hemminger. 15 * 2004 May-July Rework by Paul Jackson. 24 #include "cpuset-internal.h" 50 * node binding, add this key to provide a quick low-cost judgment 56 [PERR_INVCPUS] = "Invalid cpu list in cpuset.cpus.exclusive", 59 [PERR_NOTEXCL] = "Cpu list in cpuset.cpus not exclusive", 62 [PERR_CPUSEMPTY] = "cpuset.cpus and cpuset.cpus.exclusive are empty", [all …]
/linux/include/linux/
H A D	u64_stats_sync.h	1 /* SPDX-License-Identifier: GPL-2.0 / 6 Protect against 64-bit values tearing on 32-bit architectures. This is 11 * - Use a seqcount on 32-bit 12 * - The whole thing is a no-op on 64-bit architectures. 36 * an exclusive access to counters (a lock is already taken, or per cpu 37 * data is used [in a non preemptable context]) 39 * spin_lock_bh(...) or other synchronization to get exclusive access 41 * u64_stats_update_begin(&stats->syncp); 42 * u64_stats_add(&stats->bytes64, len); // non atomic operation 43 * u64_stats_inc(&stats->packets64); // non atomic operation [all …]
/linux/Documentation/devicetree/bindings/i2c/
H A D	i2c-gpio.yaml	`1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-gpio.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Wolfram Sang <wsa@kernel.org> 13 - $ref: /schemas/i2c/i2c-controller.yaml# 18 - const: i2c-gpio 20 sda-gpios: 24 from <dt-bindings/gpio/gpio.h> since the signal is by definition 28 scl-gpios: [all …]`
/linux/tools/perf/pmu-events/arch/x86/emeraldrapids/
H A D	cache.json	7 …tor and indicating the data was found unmodified in the (FE) Forward or Exclusive State in this co… 25 …out forwarded back to the requestor. The line was in Forward, Shared or Exclusive (FSE) state in t… 61 …y the data was found in the cache in the (FSE) Forward, Shared state or Exclusive state. A single… 78 …opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", 125 …non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined u… 158 "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache.", 162 …ntly dropped by L2 cache. These lines are typically in Shared or Exclusive state. A non-threaded e… 180 …"PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excl… 185 …"BriefDescription": "Read requests with true-miss in L2 cache. [This event is alias to L2_RQSTS.MI… 189 …ublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss exc… [all …]
/linux/Documentation/arch/powerpc/
H A D	pmu-ebb.rst	10 https://www.power.org/documentation/power-isa-version-2-07/ 18 ----------- 27 ---------- 30 EBBs can only sensibly be used by programs for self-monitoring. 44 user process. This means once an EBB event is scheduled on the PMU, no non-EBB 53 existing "pinned" and "exclusive" attributes of perf_events. This means EBB 61 --------------------- 67 attributes - this is so that they interoperate correctly with the rest of the 70 An EBB event must be created with the "pinned" and "exclusive" attributes set. 88 --------------------- [all …]
/linux/tools/perf/pmu-events/arch/x86/alderlake/
H A D	cache.json	16 …opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", 68 …non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined u… 105 "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache.", 109 …ntly dropped by L2 cache. These lines are typically in Shared or Exclusive state. A non-threaded e… 138 …"PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excl… 164 …"BriefDescription": "Read requests with true-miss in L2 cache. [This event is alias to L2_RQSTS.MI… 168 …ublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss exc… 188 …quests accessing the L2 cache. These requests may hit or miss L2 cache. True-miss exclude misses t… 257 …ublicDescription": "Counts demand Data Read requests with true-miss in the L2 cache. True-miss exc… 272 …"BriefDescription": "Read requests with true-miss in L2 cache. [This event is alias to L2_REQUEST.… [all …]
/linux/tools/perf/pmu-events/arch/x86/icelakex/
H A D	cache.json	7 …tor and indicating the data was found unmodified in the (FE) Forward or Exclusive State in this co… 25 …ing forwarded back to the requestor. The line was in Forward, Shared or Exclusive (FSE) state in t… 61 …y the data was found in the cache in the (FSE) Forward, Shared state or Exclusive state. A single… 70 …opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", 108 …non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined u… 141 "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache.", 145 …ntly dropped by L2 cache. These lines are typically in Shared or Exclusive state. A non-threaded e… 172 …from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are … 235 "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.", 244 "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.", [all …]
/linux/Documentation/admin-guide/cgroup-v1/
H A D	cpusets.rst	`11 - Portions Copyright (c) 2004-2006 Silicon Graphics, Inc. 12 - Modified by Paul Jackson <pj@sgi.com> 13 - Modified by Christoph Lameter <cl@gentwo.org> 14 - Modified by Paul Menage <menage@google.com> 15 - Modified by Hidetoshi Seto <seto.hidetoshi@jp.fujitsu.com> 23 1.4 What are exclusive cpusets ? 41 ---------------------- 45 an on-line node that contains memory. 54 Documentation/admin-guide/cgroup-v1/cgroups.rst. 73 ---------------------------- [all …]`
/linux/tools/perf/pmu-events/arch/x86/graniterapids/
H A D	cache.json	15 …opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", 53 …non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined u… 86 "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache.", 90 …ntly dropped by L2 cache. These lines are typically in Shared or Exclusive state. A non-threaded e… 108 …"PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excl… 122 …"BriefDescription": "Read requests with true-miss in L2 cache [This event is alias to L2_RQSTS.MIS… 126 …ublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss exc… 144 …quests accessing the L2 cache. These requests may hit or miss L2 cache. True-miss exclude misses t… 215 …ublicDescription": "Counts demand Data Read requests with true-miss in the L2 cache. True-miss exc… 237 …"BriefDescription": "Read requests with true-miss in L2 cache [This event is alias to L2_REQUEST.M… [all …]
/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/
H A D	cache.json	7 …tor and indicating the data was found unmodified in the (FE) Forward or Exclusive State in this co… 25 …out forwarded back to the requestor. The line was in Forward, Shared or Exclusive (FSE) state in t… 61 …y the data was found in the cache in the (FSE) Forward, Shared state or Exclusive state. A single… 78 …opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", 125 …non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined u… 158 "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache.", 162 …ntly dropped by L2 cache. These lines are typically in Shared or Exclusive state. A non-threaded e… 180 …"PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excl… 185 …"BriefDescription": "Read requests with true-miss in L2 cache. [This event is alias to L2_RQSTS.MI… 189 …ublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss exc… [all …]
/linux/LICENSES/deprecated/
H A D	CC0-1.0	1 Valid-License-Identifier: CC0-1.0 2 SPDX-URL: https://spdx.org/licenses/CC0-1.0.html 3 Usage-Guide: 7 SPDX-License-Identifier: CC0-1.0 8 License-Text: 15 ATTORNEY-CLIENT RELATIONSHIP. CREATIVE COMMONS PROVIDES THIS 16 INFORMATION ON AN "AS-IS" BASIS. CREATIVE COMMONS MAKES NO WARRANTIES 25 exclusive Copyright and Related Rights (defined below) upon the creator 93 person a royalty-free, non transferable, non sublicensable, non exclusive, 114 b. Affirmer offers the Work as-is and makes no representations or [all …]
/linux/Documentation/userspace-api/media/cec/
H A D	cec-ioc-receive.rst	1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later 14 CEC_RECEIVE, CEC_TRANSMIT - Receive or transmit a CEC message 42 If the file descriptor is in non-blocking mode and there are no received 43 messages pending, then it will return -1 and set errno to the ``EAGAIN`` 45 is non-zero and no message arrived within ``timeout`` milliseconds, then 46 it will return -1 and set errno to the ``ETIMEDOUT`` error code. 51 be 0, ``tx_status`` will be 0 and ``rx_status`` will be non-zero). 52 2. the transmit result of an earlier non-blocking transmit (the ``sequence`` 53 field will be non-zero, ``tx_status`` will be non-zero and ``rx_status`` 55 3. the reply to an earlier non-blocking transmit (the ``sequence`` field will [all …]
/linux/tools/perf/tests/
H A D	builtin-test.c	`1 // SPDX-License-Identifier: GPL-2.0 3 * builtin-test.c 29 #include <subcmd/parse-options.h> 30 #include <subcmd/run-command.h> 37 #include <subcmd/exec-cmd.h> 40 #include "tests-scripts.h" 161 for (idx = 0; (suite)->test_cases && (suite)->test_cases[idx].name != NULL; idx++) 172 if (ent->d_type != DT_LNK) in close_parent_fds() 175 if (!isdigit(ent->d_name[0])) in close_parent_fds() 178 fd = strtol(ent->d_name, &end, 10); in close_parent_fds() [all …]`
/linux/tools/perf/pmu-events/arch/arm64/fujitsu/monaka/
H A D	l2_cache.json	12 …escription": "This event counts every write-back of data from the L2 cache caused by L2 replace, n… 40 …"BriefDescription": "This event counts every write-back of data from the L2 cache caused by L2 rep… 80 … "BriefDescription": "This event counts L2D_CACHE_REFILL caused by demand write exclusive access." 90 …unts demand access that hits cache line with shared status and requests exclusive access in the Le… 95 …"BriefDescription": "This event counts every write-back of data from the L2 cache caused by L2 rep… 100 …BriefDescription": "This event counts every write-back of data from the L2 cache caused by non-tem… 105 …"BriefDescription": "This event counts every write-back of data from the L2 cache caused by DC ZVA… 110 "BriefDescription": "This event counts every flush-back (drop) of data from the L2 cache."
/linux/arch/mips/include/asm/octeon/
H A D	cvmx-pko.h	7 * Copyright (c) 2003-2008 Cavium Networks 14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty 21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA 44 * - PKO indexes are no longer stored in the FAU. A large 48 * - The PKO <b>use_locking</b> parameter can now have a global 52 * - PKO 3 word commands are now supported. Use 60 #include <asm/octeon/cvmx-fpa.h> 61 #include <asm/octeon/cvmx-pow.h> 62 #include <asm/octeon/cvmx-cmd-queue.h> 63 #include <asm/octeon/cvmx-pko-defs.h> [all …]
/linux/tools/perf/pmu-events/arch/x86/meteorlake/
H A D	cache.json	26 …opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", 68 …non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined u… 95 …cription": "Counts the number of cache lines filled into the L2 cache that are in Exclusive state", 99 … "Counts the number of cache lines filled into the L2 cache that are in Exclusive state. Counts on… 165 "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache.", 169 …ntly dropped by L2 cache. These lines are typically in Shared or Exclusive state. A non-threaded e… 189 …"PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excl… 223 …"BriefDescription": "Read requests with true-miss in L2 cache [This event is alias to L2_RQSTS.MIS… 227 …ublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss exc… 256 …quests accessing the L2 cache. These requests may hit or miss L2 cache. True-miss exclude misses t… [all …]
/linux/Documentation/firmware-guide/acpi/
H A D	gpio-properties.rst	1 .. SPDX-License-Identifier: GPL-2.0 23 GpioIo (Exclusive, PullUp, 0, 0, IoRestrictionOutputOnly, 25 GpioIo (Exclusive, PullUp, 0, 0, IoRestrictionOutputOnly, 31 ToUUID("daffd814-6eba-4d8c-8a91-bc9bbf4aa301"), 34 Package () { "reset-gpios", Package () { ^BTH, 1, 1, 0 } }, 35 Package () { "shutdown-gpios", Package () { ^BTH, 0, 0, 0 } }, 52 If 1, the GPIO is marked as active-low. 55 active-low or active-high, the "active_low" argument can be used here. 56 Setting it to 1 marks the GPIO as active-low. 61 In our Bluetooth example the "reset-gpios" refers to the second GpioIo() [all …]

12 3 4 5 6 7 8 9 10 >>...22