Searched +full:mt8183 +full:- +full:dsi (Results 1 – 7 of 7) sorted by relevance
| /linux/Documentation/devicetree/bindings/phy/ |
| H A D | mediatek,dsi-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/mediatek,dsi-phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: MediaTek MIPI Display Serial Interface (DSI) PHY 11 - Chun-Kuang Hu <chunkuang.hu@kernel.org> 12 - Philipp Zabel <p.zabel@pengutronix.de> 13 - Chunfeng Yun <chunfeng.yun@mediatek.com> 15 description: The MIPI DSI PHY supports up to 4-lane output. 19 pattern: "^dsi-phy@[0-9a-f]+$" [all …]
|
| /linux/drivers/gpu/drm/mediatek/ |
| H A D | mtk_drm_drv.c | 1 // SPDX-License-Identifier: GPL-2.0-only 13 #include <linux/dma-mapping.h> 49 if (info->num_planes != 1) in mtk_drm_mode_fb_create() 50 return ERR_PTR(-EINVAL); in mtk_drm_mode_fb_create() 325 .min_width = 2, /* 2-pixel align when ethdr is bypassed */ 334 { .compatible = "mediatek,mt2701-mmsys", 336 { .compatible = "mediatek,mt7623-mmsys", 338 { .compatible = "mediatek,mt2712-mmsys", 340 { .compatible = "mediatek,mt8167-mmsys", 342 { .compatible = "mediatek,mt8173-mmsys", [all …]
|
| H A D | mtk_dsi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 238 static void mtk_dsi_mask(struct mtk_dsi *dsi, u32 offset, u32 mask, u32 data) in mtk_dsi_mask() argument 240 u32 temp = readl(dsi->regs + offset); in mtk_dsi_mask() 242 writel((temp & ~mask) | (data & mask), dsi->regs + offset); in mtk_dsi_mask() 245 static void mtk_dsi_phy_timconfig(struct mtk_dsi *dsi) in mtk_dsi_phy_timconfig() argument 248 u32 data_rate_mhz = DIV_ROUND_UP(dsi->data_rate, HZ_PER_MHZ); in mtk_dsi_phy_timconfig() 249 struct mtk_phy_timing *timing = &dsi->phy_timing; in mtk_dsi_phy_timconfig() 251 timing->lpx = (60 * data_rate_mhz / (8 * 1000)) + 1; in mtk_dsi_phy_timconfig() 252 timing->da_hs_prepare = (80 * data_rate_mhz + 4 * 1000) / 8000; in mtk_dsi_phy_timconfig() 253 timing->da_hs_zero = (170 * data_rate_mhz + 10 * 1000) / 8000 + 1 - in mtk_dsi_phy_timconfig() [all …]
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt8365.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 10 #include <dt-bindings/clock/mediatek,mt8365-clk.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/memory/mediatek,mt8365-larb-port.h> 14 #include <dt-bindings/phy/phy.h> 15 #include <dt-bindings/power/mediatek,mt8365-power.h> 19 interrupt-parent = <&sysirq>; 20 #address-cells = <2>; 21 #size-cells = <2>; [all …]
|
| H A D | mt8192.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 8 #include <dt-bindings/clock/mt8192-clk.h> 9 #include <dt-bindings/gce/mt8192-gce.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/memory/mt8192-larb-port.h> 13 #include <dt-bindings/pinctrl/mt8192-pinfunc.h> 14 #include <dt-bindings/phy/phy.h> 15 #include <dt-bindings/power/mt8192-power.h> [all …]
|
| /linux/drivers/phy/mediatek/ |
| H A D | phy-mtk-mipi-dsi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #include "phy-mtk-mipi-dsi.h" 18 dev_dbg(mipi_tx->dev, "set rate: %lu Hz\n", rate); in mtk_mipi_tx_pll_set_rate() 20 mipi_tx->data_rate = rate; in mtk_mipi_tx_pll_set_rate() 30 return mipi_tx->data_rate; in mtk_mipi_tx_pll_recalc_rate() 39 ret = clk_prepare_enable(mipi_tx->pll_hw.clk); in mtk_mipi_tx_power_on() 43 /* Enable DSI Lane LDO outputs, disable pad tie low */ in mtk_mipi_tx_power_on() 44 mipi_tx->driver_data->mipi_tx_enable_signal(phy); in mtk_mipi_tx_power_on() 52 /* Enable pad tie low, disable DSI Lane LDO outputs */ in mtk_mipi_tx_power_off() 53 mipi_tx->driver_data->mipi_tx_disable_signal(phy); in mtk_mipi_tx_power_off() [all …]
|
| /linux/ |
| H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|