Searched +full:mps2 +full:- +full:timer (Results 1 – 7 of 7) sorted by relevance
/linux/Documentation/devicetree/bindings/timer/ |
H A D | arm,mps2-timer.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/arm,mps2-timer.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: ARM MPS2 timer 10 - Vladimir Murzin <vladimir.murzin@arm.com> 13 The MPS2 platform has simple general-purpose 32 bits timers. 17 const: arm,mps2-timer 28 clock-frequency: 29 description: Rate in Hz of the timer input clock [all …]
|
/linux/arch/arm/boot/dts/arm/ |
H A D | mps2.dtsi | 6 * This file is dual-licensed: you can use it either under the terms 45 #include "../armv7-m.dtsi" 48 #address-cells = <1>; 49 #size-cells = <1>; 51 oscclk0: clock-50000000 { 52 compatible = "fixed-clock"; 53 #clock-cells = <0>; 54 clock-frequency = <50000000>; 57 oscclk1: clock-24576000 { 58 compatible = "fixed-clock"; [all …]
|
/linux/drivers/clocksource/ |
H A D | mps2-timer.c | 1 // SPDX-License-Identifier: GPL-2.0-only 51 writel_relaxed(val, to_mps2_clkevt(c)->reg + offset); in clockevent_mps2_writel() 72 u32 clock_count_per_tick = to_mps2_clkevt(ce)->clock_count_per_tick; in mps2_timer_set_periodic() 84 u32 status = readl_relaxed(ce->reg + TIMER_INT); in mps2_timer_interrupt() 91 writel_relaxed(1, ce->reg + TIMER_INT); in mps2_timer_interrupt() 93 ce->clkevt.event_handler(&ce->clkevt); in mps2_timer_interrupt() 105 const char *name = "mps2-clkevt"; in mps2_clockevent_init() 107 ret = of_property_read_u32(np, "clock-frequency", &rate); in mps2_clockevent_init() 127 ret = -EADDRNOTAVAIL; in mps2_clockevent_init() 134 ret = -ENOENT; in mps2_clockevent_init() [all …]
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-$(CONFIG_TIMER_OF) += timer-of.o 3 obj-$(CONFIG_TIMER_PROBE) += timer-probe.o 4 obj-$(CONFIG_ATMEL_PIT) += timer-atmel-pit.o 5 obj-$(CONFIG_ATMEL_ST) += timer-atmel-st.o 6 obj-$(CONFIG_ATMEL_TCB_CLKSRC) += timer-atmel-tcb.o 7 obj-$(CONFIG_X86_PM_TIMER) += acpi_pm.o 8 obj-$(CONFIG_SCx200HR_TIMER) += scx200_hrt.o 9 obj-$(CONFIG_CS5535_CLOCK_EVENT_SRC) += timer-cs5535.o 10 obj-$(CONFIG_CLKSRC_JCORE_PIT) += jcore-pit.o [all …]
|
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 36 bool "BCM2835 timer driver" if COMPILE_TEST 39 Enables the support for the BCM2835 timer driver. 42 bool "BCM mobile timer driver" if COMPILE_TEST 45 Enables the support for the BCM Kona mobile timer driver. 48 bool "Texas Instruments DaVinci timer driver" if COMPILE_TEST 50 Enables the support for the TI DaVinci timer driver. 53 bool "Digicolor timer driver" if COMPILE_TEST 57 Enables the support for the digicolor timer driver. 60 bool "OMAP dual-mode timer driver" if ARCH_K3 || COMPILE_TEST [all …]
|
/linux/arch/arm/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 162 The ARM series is a line of low-power-consumption RISC chip designs 164 handhelds such as the Compaq IPAQ. ARM-based PCs are no longer 165 manufactured, but legacy ARM-based PC hardware remains popular in 173 relocations. The combined range is -/+ 256 MiB, which is usually 266 Patch phys-to-virt and virt-to-phys translation functions at 270 This can only be used with non-XIP MMU kernels where the base 316 bool "MMU-based Paged Memory Management Support" 319 Select if you want MMU-based virtualised addressing space 354 # This is sorted alphabetically by mach-* pathname. However, plat-* [all …]
|
/linux/ |
H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|