Home
last modified time | relevance | path

Searched full:mailboxes (Results 1 – 25 of 72) sorted by relevance

123

/linux/Documentation/devicetree/bindings/mailbox/
H A Dnvidia,tegra186-hsp.yaml21 The features that HSP supported are shared mailboxes, shared
29 For shared mailboxes, the first cell composed of two fields:
36 TEGRA_HSP_MBOX_TYPE_SM for shared mailboxes.
41 For shared mailboxes, the second cell is composed of two fields:
53 mailboxes may vary by instance of the HSP block and SoC
H A Dti,omap-mailbox.yaml49 within a SoC. The sub-mailboxes (actual communication channels) are
78 on mailboxes that have multiple interrupt lines connected to the MPU
109 the Tx ticker. Should be used only on sub-mailboxes used to
H A Dmailbox.txt27 users of these mailboxes for IPC, one for each mailbox. This shared
/linux/drivers/net/can/flexcan/
H A Dflexcan.h47 /* Use mailboxes (not FIFO) for RX path */
63 /* Setup 16 mailboxes */
65 /* Device supports RX via mailboxes */
67 /* Device supports RTR reception via mailboxes */
/linux/Documentation/driver-api/rapidio/
H A Drio_cm.rst23 messaging mailboxes in case of multi-packet message (up to 4KB) and
24 up to 64 mailboxes if single-packet messages (up to 256 B) are used. In addition
26 have reduced number of messaging mailboxes. RapidIO aware applications must
95 mailboxes.
/linux/include/linux/
H A Dpsp.h15 * Fields and bits used by most PSP mailboxes
17 * Note: Some mailboxes (such as SEV) have extra bits or different meanings
/linux/drivers/net/can/
H A Dti_hecc.c36 #define HECC_MAX_MAILBOXES 32 /* hardware mailboxes - do not change */
40 * TX mailboxes should be restricted to the number of SKB buffers to avoid
41 * maintaining SKB buffers separately. TX mailboxes should be a power of 2
43 * and lower mailboxes for TX.
60 * The remaining mailboxes are used for reception and are delivered
366 /* Prepare configured mailboxes to receive messages */ in ti_hecc_start()
409 /* Disable interrupts and disable mailboxes */ in ti_hecc_stop()
446 * The transmit mailboxes start from 0 to HECC_MAX_TX_MBOX. In HECC the
449 * is transmitted first. Only when two mailboxes have the same value in
455 * transmit mailboxes we choose the next priority level (lower) and so on
[all …]
H A Dat91_can.c332 * mailbox is disabled. The next mailboxes are used as a in at91_setup_mailboxes()
333 * reception FIFO. The last of the RX mailboxes is configured with in at91_setup_mailboxes()
354 /* The last mailboxes are used for transmitting. */ in at91_setup_mailboxes()
452 * is the lowest. If two mailboxes have the same priority level the
456 * the next mailbox with prio 0, and so on, until all mailboxes are
/linux/Documentation/devicetree/bindings/net/can/
H A Dfsl,flexcan.yaml164 - description: Message Buffer interrupt for mailboxes 0-7 and Enhanced RX FIFO
167 - description: Message Buffer interrupt for mailboxes 8-127
/linux/include/dt-bindings/mailbox/
H A Dtegra186-hsp.h31 * Shared mailboxes are unidirectional, so the direction needs to be specified
/linux/drivers/scsi/smartpqi/
H A Dsmartpqi_sis.c179 u32 mailbox[6]; /* mailboxes 0-5 */
197 * Write the command parameters to mailboxes 1-4 (mailbox 5 is not used in sis_send_sync_cmd()
246 * read the values returned in mailboxes 1-5. in sis_send_sync_cmd()
/linux/Documentation/devicetree/bindings/serial/
H A Dnvidia,tegra194-tcu.yaml16 based protocol where each "virtual UART" has a pair of mailboxes, one
/linux/include/linux/irqchip/
H A Dirq-bcm2836.h40 * Mailbox write-to-set bits. There are 16 mailboxes, 4 per CPU, and
/linux/drivers/net/can/rcar/
H A Drcar_can.c36 * mailbox 60 - 63 - Rx FIFO mailboxes
37 * mailbox 56 - 59 - Tx FIFO mailboxes
38 * non-FIFO mailboxes are not used
40 #define RCAR_CAN_N_MBX 64 /* Number of mailboxes in non-FIFO mode */
151 /* for Rx mailboxes 0-31 */
/linux/Documentation/admin-guide/
H A Drapidio.rst40 resources, and manage mailboxes/doorbells.
/linux/drivers/infiniband/hw/mlx5/
H A Dmem.c53 * Compute the page shift and page_offset for mailboxes that use a quantized
/linux/drivers/firmware/arm_scmi/transports/
H A DKconfig33 transport based on mailboxes, answer Y.
/linux/arch/arm64/kernel/
H A Dacpi_parking_protocol.c68 * the mailboxes are required to be mapped nGnRnE; the attribute in acpi_parking_protocol_cpu_boot()
/linux/Documentation/devicetree/bindings/arm/keystone/
H A Dti,sci.yaml55 Specifies the mailboxes used to communicate with TI-SCI Controller
/linux/drivers/mailbox/
H A Dplatform_mhu.c157 dev_err(dev, "Failed to register mailboxes %d\n", err); in platform_mhu_probe()
H A Dbcm2835-mailbox.c31 /* Mailboxes */
/linux/arch/arm64/include/asm/
H A Dkvm_pkvm.h160 /* Plus a page each for the hypervisor's RX and TX mailboxes. */ in hyp_ffa_proxy_pages()
/linux/Documentation/devicetree/bindings/firmware/
H A Darm,scpi.yaml51 processors using these mailboxes for IPC, one for each mailbox SHM can
/linux/drivers/scsi/megaraid/
H A Dmegaraid_mbox.h154 * @mbox_pool : pool of mailboxes
/linux/drivers/net/ethernet/intel/fm10k/
H A Dfm10k_iov.c262 /* if we stopped processing mailboxes early, update next_vf_mbx. in fm10k_iov_mbx()
264 * the remaining mailboxes we skipped at the start. in fm10k_iov_mbx()

123