| /freebsd/sys/contrib/device-tree/Bindings/nvmem/layouts/ |
| H A D | kontron,sl28-vpd.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/nvmem/layouts/kontron,sl28-vpd.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NVMEM layout of the Kontron SMARC-sAL28 vital product data
10 - Michael Walle <michael@walle.cc>
14 number and a base MAC address. The actual MAC addresses for the
15 on-board ethernet devices are derived from this base MAC address by
22 const: kontron,sl28-vpd
24 serial-number:
[all …]
|
| H A D | fixed-cell.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/nvmem/layouts/fixed-cell.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rafał Miłecki <rafal@milecki.pl>
11 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
16 - const: mac-base
18 Cell with base MAC address to be used for calculating extra relative
27 $ref: /schemas/types.yaml#/definitions/uint32-array
29 - minimum: 0
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/net/ |
| H A D | marvell,prestera.txt | 2 -------------------------------------
5 - compatible: must be "marvell,prestera" and one of the following
6 "marvell,prestera-98dx3236",
7 "marvell,prestera-98dx3336",
8 "marvell,prestera-98dx4251",
9 - reg: address and length of the register set for the device.
10 - interrupts: interrupt for the device
13 - dfx: phandle reference to the "DFX Server" node
18 compatible = "simple-bus";
19 #address-cells = <1>;
[all …]
|
| H A D | microchip,lan8650.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip LAN8650/1 10BASE-T1S MACPHY Ethernet Controllers
10 - Parthiban Veerasooran <parthiban.veerasooran@microchip.com>
13 The LAN8650/1 combines a Media Access Controller (MAC) and an Ethernet
14 PHY to enable 10BASE‑T1S networks. The Ethernet Media Access Controller
15 (MAC) module implements a 10 Mbps half duplex Ethernet MAC, compatible
16 with the IEEE 802.3 standard and a 10BASE-T1S physical layer transceiver
18 the MAC-PHY is specified in the OPEN Alliance 10BASE-T1x MACPHY Serial
[all …]
|
| H A D | airoha,en7581-eth.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/airoha,en7581-eth.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lorenzo Bianconi <lorenzo@kernel.org>
14 These SoCs have multi-GMAC ports.
19 - airoha,en7581-eth
23 - description: Frame engine base address
24 - description: QDMA0 base address
25 - description: QDMA1 base address
[all …]
|
| H A D | hisilicon-hns-dsaf.txt | 4 - compatible: should be "hisilicon,hns-dsaf-v1" or "hisilicon,hns-dsaf-v2".
5 "hisilicon,hns-dsaf-v1" is for hip05.
6 "hisilicon,hns-dsaf-v2" is for Hi1610 and Hi1612.
7 - mode: dsa fabric mode string. only support one of dsaf modes like these:
8 "2port-64vf",
9 "6port-16rss",
10 "6port-16vf",
11 "single-port".
12 - interrupts: should contain the DSA Fabric and rcb interrupt.
13 - reg: specifies base physical address(es) and size of the device registers.
[all …]
|
| H A D | cpsw.txt | 2 ------------------------------------------------------
5 - compatible : Should be one of the below:-
7 "ti,am335x-cpsw" for AM335x controllers
8 "ti,am4372-cpsw" for AM437x controllers
9 "ti,dra7-cpsw" for DRA7x controllers
10 - reg : physical base address and size of the cpsw
12 - interrupts : property with a value describing the interrupt
14 - cpdma_channels : Specifies number of channels in CPDMA
15 - ale_entries : Specifies No of entries ALE can hold
16 - bd_ram_size : Specifies internal descriptor RAM size
[all …]
|
| H A D | hisilicon-femac.txt | 1 Hisilicon Fast Ethernet MAC controller
4 - compatible: should contain one of the following version strings:
5 * "hisilicon,hisi-femac-v1"
6 * "hisilicon,hisi-femac-v2"
7 and the soc string "hisilicon,hi3516cv300-femac".
8 - reg: specifies base physical address(s) and size of the device registers.
9 The first region is the MAC core register base and size.
10 The second region is the global MAC control register.
11 - interrupts: should contain the MAC interrupt.
12 - clocks: A phandle to the MAC main clock.
[all …]
|
| H A D | ti,dp83869.yaml | 1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - $ref: ethernet-phy.yaml#
14 - Andrew Davis <afd@ti.com>
17 The DP83869HM device is a robust, fully-featured Gigabit (PHY) transceiver
18 with integrated PMD sublayers that supports 10BASE-Te, 100BASE-TX and
19 1000BASE-T Ethernet protocols. The DP83869 also supports 1000BASE-X and
20 100BASE-FX Fiber protocols.
21 This device interfaces to the MAC layer through Reduced GMII (RGMII) and
[all …]
|
| H A D | adi,adin1110.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ADI ADIN1110 MAC-PHY
10 - Alexandru Tachici <alexandru.tachici@analog.com>
13 The ADIN1110 is a low power single port 10BASE-T1L MAC-
15 an Ethernet PHY core with a MAC and all the associated analog
18 The ADIN2111 is a low power, low complexity, two-Ethernet ports
19 switch with integrated 10BASE-T1L PHYs and one serial peripheral
22 with the IEEE 802.3cg-2019 Ethernet standard for long reach
[all …]
|
| H A D | hisilicon-hix5hd2-gmac.txt | 4 - compatible: should contain one of the following SoC strings:
5 * "hisilicon,hix5hd2-gmac"
6 * "hisilicon,hi3798cv200-gmac"
7 * "hisilicon,hi3516a-gmac"
9 * "hisilicon,hisi-gmac-v1"
10 * "hisilicon,hisi-gmac-v2"
13 - reg: specifies base physical address(s) and size of the device registers.
14 The first region is the MAC register base and size.
16 - interrupts: should contain the MAC interrupt.
17 - #address-cells: must be <1>.
[all …]
|
| H A D | mediatek,net.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lorenzo Bianconi <lorenzo@kernel.org>
11 - Felix Fietkau <nbd@nbd.name>
20 - mediatek,mt2701-eth
21 - mediatek,mt7623-eth
22 - mediatek,mt7621-eth
23 - mediatek,mt7622-eth
24 - mediatek,mt7629-eth
[all …]
|
| H A D | ethernet-controller.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/ethernet-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - David S. Miller <davem@davemloft.net>
19 local-mac-address:
21 Specifies the MAC address that was assigned to the network device.
22 $ref: /schemas/types.yaml#/definitions/uint8-array
26 mac-address:
28 Specifies the MAC address that was last used by the boot
[all …]
|
| /freebsd/sys/dev/cas/ |
| H A D | if_casreg.h | 1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
30 * from: FreeBSD: if_gemreg.h 174987 2007-12-30 01:32:03Z marius
84 * Bits 0-9 of CAS_STATUS auto-clear when read. CAS_CLEAR_ALIAS specifies
85 * which of bits 0-9 auto-clear when reading CAS_STATUS_ALIAS.
100 #define CAS_INTR_TX_MAC_INT 0x00004000 /* TX MAC interrupt */
101 #define CAS_INTR_RX_MAC_INT 0x00008000 /* RX MAC interrupt */
102 #define CAS_INTR_MAC_CTRL_INT 0x00010000 /* MAC control interrupt */
116 #define CAS_BIM_CONF_BD64_DIS 0x00000004 /* 64-bit mode disable */
118 #define CAS_BIM_CONF_BUS32_WIDE 0x00000010 /* PCI bus is 32-bit (ro). */
[all …]
|
| /freebsd/contrib/ldns/ldns/ |
| H A D | tsig.h | 2 * tsig.h -- defines for TSIG [RFC2845]
4 * Copyright (c) 2005-2008, NLnet Labs. All rights reserved.
44 * \param[in] wire needed to verify the mac
47 * \param[in] key_data the key in base 64 format
48 * \param[in] mac original mac
51 … uint8_t *wire, size_t wire_size, const char *key_name, const char *key_data, const ldns_rdf *mac);
57 * \param[in] wire needed to verify the mac
60 * \param[in] key_data the key in base 64 format
61 * \param[in] mac original mac
63 …components are used to verify the _mac. If non-zero, only the TSIG timers are used to verify the m…
[all …]
|
| /freebsd/sys/contrib/dev/rtw89/ |
| H A D | mac.h | 1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
2 /* Copyright(c) 2019-2020 Realtek Corporation
398 u8 base:4; member
660 /* MAC debug port */
1082 const struct rtw89_mac_gen_def *mac = rtwdev->chip->mac_def; in rtw89_mac_reg_by_idx() local
1084 return band == 0 ? reg_base : (reg_base + mac->band1_offset); in rtw89_mac_reg_by_idx()
1088 u32 rtw89_mac_reg_by_port(struct rtw89_dev *rtwdev, u32 base, u8 port, u8 mac_idx) in rtw89_mac_reg_by_port() argument
1090 return rtw89_mac_reg_by_idx(rtwdev, base + port * 0x40, mac_idx); in rtw89_mac_reg_by_port()
1094 rtw89_read32_port(struct rtw89_dev *rtwdev, struct rtw89_vif_link *rtwvif_link, u32 base) in rtw89_read32_port() argument
1098 reg = rtw89_mac_reg_by_port(rtwdev, base, rtwvif_link->port, in rtw89_read32_port()
[all …]
|
| /freebsd/crypto/openssl/providers/implementations/kdfs/ |
| H A D | argon2.c | 2 * Copyright 2022-2023 The OpenSSL Project Authors. All Rights Reserved.
9 * RFC 9106 Argon2 (see https://www.rfc-editor.org/rfc/rfc9106.txt)
113 uint64_t *base = &x[16 * i]; \
115 *base, *(base + 1), *(base + 2), *(base + 3), \
116 *(base + 4), *(base + 5), *(base + 6), *(base + 7), \
117 *(base + 8), *(base + 9), *(base + 10), *(base + 11), \
118 *(base + 12), *(base + 13), *(base + 14), *(base + 15) \
125 uint64_t *base = &x[2 * i]; \
127 *base, *(base + 1), *(base + 16), *(base + 17), \
128 *(base + 32), *(base + 33), *(base + 48), *(base + 49), \
[all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/usb/ |
| H A D | mediatek,mtk-xhci.txt | 6 the second one supports dual-role mode, and the host is based on xHCI
11 ------------------------------------------------------------------------
14 - compatible : should be "mediatek,<soc-model>-xhci", "mediatek,mtk-xhci",
15 soc-model is the name of SoC, such as mt8173, mt2712 etc, when using
16 "mediatek,mtk-xhci" compatible string, you need SoC specific ones in
18 - "mediatek,mt8173-xhci"
19 - reg : specifies physical base address and size of the registers
20 - reg-names: should be "mac" for xHCI MAC and "ippc" for IP port control
21 - interrupts : interrupt used by the controller
22 - power-domains : a phandle to USB power domain node to control USB's
[all …]
|
| /freebsd/secure/usr.bin/openssl/man/ |
| H A D | openssl-fipsinstall.1 | 1 .\" -*- mode: troff; coding: utf-8 -*-
57 .IX Title "OPENSSL-FIPSINSTALL 1ossl"
58 .TH OPENSSL-FIPSINSTALL 1ossl 2025-09-30 3.5.4 OpenSSL
64 openssl\-fipsinstall \- perform FIPS configuration installation
68 [\fB\-help\fR]
69 [\fB\-in\fR \fIconfigfilename\fR]
70 [\fB\-out\fR \fIconfigfilename\fR]
71 [\fB\-module\fR \fImodulefilename\fR]
72 [\fB\-provider_name\fR \fIprovidername\fR]
73 [\fB\-section_name\fR \fIsectionname\fR]
[all …]
|
| /freebsd/sys/dev/neta/ |
| H A D | if_mvnetareg.h | 46 /* XXX: Currently multi-queue can be used on the Tx side only */
53 #if MVNETA_TX_QNUM_MAX & (MVNETA_TX_QNUM_MAX - 1) != 0
56 #if MVNETA_RX_QNUM_MAX & (MVNETA_RX_QNUM_MAX - 1) != 0
62 #define MVNETA_TX_QUEUE_ALL ((1<<MVNETA_TX_QNUM_MAX)-1)
63 #define MVNETA_RX_QUEUE_ALL ((1<<MVNETA_RX_QNUM_MAX)-1)
67 * GbE0 BASE 0x00007.0000 SIZE 0x4000
68 * GbE1 BASE 0x00007.4000 SIZE 0x4000
73 #define MVNETA_BASEADDR(n) (0x2200 + ((n) << 3)) /* Base Address */
76 #define MVNETA_BARE 0x2290 /* Base Address Enable */
101 #define MVNETA_MACAL 0x2414 /* MAC Address Low */
[all …]
|
| /freebsd/crypto/openssl/doc/man1/ |
| H A D | openssl-fipsinstall.pod.in | 2 {- OpenSSL::safe::output_do_not_edit_headers(); -}
6 openssl-fipsinstall - perform FIPS configuration installation
11 [B<-help>]
12 [B<-in> I<configfilename>]
13 [B<-out> I<configfilename>]
14 [B<-module> I<modulefilename>]
15 [B<-provider_name> I<providername>]
16 [B<-section_name> I<sectionname>]
17 [B<-verify>]
18 [B<-mac_name> I<macname>]
[all …]
|
| /freebsd/usr.sbin/wlanstat/ |
| H A D | wlanstat.c | 1 /*-
2 * Copyright (c) 2002-2007 Sam Leffler, Errno Consulting
242 { 5, "ps_unassoc", "ps_unassoc", "ps-poll received for unassociated station" },
244 { 5, "ps_badaid", "ps_badaid", "ps-poll received with invalid association id" },
246 { 5, "ps_qempty", "ps_qempty", "ps-poll received with nothing to send" },
270 { 8, "amsdu_tooshort", "tooshort","A-MSDU rx decap error" },
272 { 8, "amsdu_split", "split", "A-MSDU rx failed on frame split" },
274 { 8, "amsdu_decap", "decap", "A-MSDU frames received" },
276 { 8, "amsdu_encap", "encap", "A-MSDU frames transmitted" },
278 { 13, "rx_amsdu_more", "rx_amsdu_more", "A-MSDU HW intermediary decap'ed received" },
[all …]
|
| /freebsd/secure/lib/libcrypto/man/man7/ |
| H A D | provider.7 | 1 .\" -*- mode: troff; coding: utf-8 -*-
58 .TH PROVIDER 7ossl 2025-09-30 3.5.4 OpenSSL
64 provider \- OpenSSL operation implementation providers
79 decryption, key derivation, MAC calculation, signing and verification,
90 A \fIprovider\fR offers an initialization function, as a set of base
92 a set of \fBOSSL_ALGORITHM\fR\|(3)s (see \fBopenssl\-core.h\fR\|(7)).
93 It may be a dynamically loadable module, or may be built-in, in
97 If it's built-in, the initialization function may have any name.
113 \&\fIin\fR is a dispatch array of base functions offered by the OpenSSL
115 \&\fBprovider\-base\fR\|(7).
[all …]
|
| /freebsd/sys/dev/bhnd/nvram/ |
| H A D | bhnd_nvram_value_fmts.c | 1 /*-
2 * Copyright (c) 2015-2016 Landon Fuller <landonf@FreeBSD.org>
60 size_t ilen, u_int base, u_int *obase);
113 * Broadcom NVRAM MAC address format.
116 .name = "bcm-macaddr",
122 /** Broadcom NVRAM MAC address string format. */
124 .name = "bcm-macaddr-string",
132 * Broadcom NVRAM LED duty-cycle format.
135 .name = "bcm-leddc",
146 * - Positive values will be string-encoded without a prefix.
[all …]
|
| /freebsd/sys/crypto/openssl/ |
| H A D | ossl_poly1305.c | 2 * Copyright 2015-2018 The OpenSSL Project Authors. All Rights Reserved.
23 /* pick 32-bit unsigned integer in little endian order */
34 * words making up the multi-precision value, or in other words radix
35 * or base of numerical representation, e.g. base 2^64, base 2^32,
36 * base 2^26. Complementary characteristic is how wide is the result of
38 * accommodate multiplication result in base 2^64 case. These are used
40 * is designed to isolate this so that low-level primitives implemented
41 * in assembly can be self-contained/self-coherent.
46 void poly1305_emit(void *ctx, unsigned char mac[16],
51 ctx->nonce[0] = U8TOU32(&key[16]); in Poly1305_Init()
[all …]
|