Home
last modified time | relevance | path

Searched +full:low +full:- +full:precision (Results 1 – 25 of 347) sorted by relevance

12345678910>>...14

/freebsd/lib/libc/softfloat/
H A Dsoftfloat-specialize1 /* $NetBSD: softfloat-specialize,v 1.6 2011/03/06 10:27:37 martin Exp $ */
8 This C source fragment is part of the SoftFloat IEC/IEEE Floating-point
14 National Science Foundation under grant MIP-9311980. The original version
15 of this code was written as part of a project to build a fixed-point vector
40 -------------------------------------------------------------------------------
41 Underflow tininess-detection mode, statically initialized to default value.
43 -------------------------------------------------------------------------------
55 -------------------------------------------------------------------------------
56 Raises the exceptions specified by `flags'. Floating-point traps can be
60 -------------------------------------------------------------------------------
[all …]
/freebsd/lib/libc/softfloat/templates/
H A Dsoftfloat-specialize5 This C source fragment is part of the SoftFloat IEC/IEEE Floating-point
11 National Science Foundation under grant MIP-9311980. The original version
12 of this code was written as part of a project to build a fixed-point vector
33 -------------------------------------------------------------------------------
34 Underflow tininess-detection mode, statically initialized to default value.
36 -------------------------------------------------------------------------------
41 -------------------------------------------------------------------------------
42 Raises the exceptions specified by `flags'. Floating-point traps can be
46 -------------------------------------------------------------------------------
56 -------------------------------------------------------------------------------
[all …]
/freebsd/lib/libc/softfloat/bits64/
H A Dsoftfloat.c4 * This version hacked for use with gcc -msoft-float by bjh21.
12 * SOFTFLOAT_FOR_GCC - build only those functions necessary for GCC (with
13 * -msoft-float) to work. Include "softfloat-for-gcc.h" to get them
20 This C source file is part of the SoftFloat IEC/IEEE Floating-point
26 National Science Foundation under grant MIP-9311980. The original version
27 of this code was written as part of a project to build a fixed-point vector
48 #include "softfloat-for-gcc.h"
66 -------------------------------------------------------------------------------
67 Floating-point rounding mode, extended double-precision rounding precision,
69 -------------------------------------------------------------------------------
[all …]
/freebsd/sys/contrib/device-tree/Bindings/hwmon/
H A Dsensirion,shtc1.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...]
/freebsd/contrib/ncurses/form/
H A Dfty_num.c2 * Copyright 2019-2020,2021 Thomas E. Dickey *
3 * Copyright 1998-2010,2012 Free Software Foundation, Inc. *
45 #define isDecimalPoint(c) ((c) == ((L && L->decimal_point) ? *(L->decimal_point) : '.'))
60 int precision; member
61 double low; member
69 int precision; member
70 double low; member
75 /*---------------------------------------------------------------------------
82 +--------------------------------------------------------------------------*/
96 argn->precision = args->precision; in Generic_This_Type()
[all …]
H A Dfty_int.c3 * Copyright 1998-2010,2012 Free Software Foundation, Inc. *
50 int precision; member
51 long low; member
58 int precision; member
59 long low; member
64 /*---------------------------------------------------------------------------
71 +--------------------------------------------------------------------------*/
91 /*---------------------------------------------------------------------------
98 +--------------------------------------------------------------------------*/
104 arg.precision = va_arg(*ap, int); in Make_This_Type()
[all …]
/freebsd/contrib/libpcap/
H A Dpcap-tstamp.manmisc.in22 .TH PCAP-TSTAMP @MAN_MISC_INFO@ "14 July 2020"
24 pcap-tstamp \- packet time stamps in libpcap
41 capture device and when the networking stack time-stamps the packet;
43 the timer used to generate the time stamps might have low resolution,
48 a high-resolution timer might use a counter that runs at a rate
58 different CPU cores on a multi-core or multi-processor system might be
60 synchronized, so packets time-stamped by different cores might not have
68 the fraction-of-a-second part of the time stamp might roll over past
76 In addition, packets time-stamped by different cores might be
77 time-stamped in one order and added to the queue of packets for libpcap
[all …]
/freebsd/sys/net/
H A Dsff8472.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2013 George V. Neville-Neil
30 * The following set of constants are from Document SFF-8472
40 * 0-95 Serial ID Defined by SFP MSA
41 * 96-127 Vendor Specific Data
42 * 128-255 Reserved
45 * 0-55 Alarm and Warning Thresholds
46 * 56-95 Cal Constants
47 * 96-119 Real Time Diagnostic Interface
[all …]
/freebsd/contrib/llvm-project/clang/lib/Headers/
H A Dfmaintrin.h1 /*===---- fmaintrin.h - FMA intrinsics -------------------------------------===
5 * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 *===-----------------------------------------------------------------------===
21 /// Computes a multiply-add of 128-bit vectors of [4 x float].
29 /// A 128-bit vector of [4 x float] containing the multiplicand.
31 /// A 128-bit vector of [4 x float] containing the multiplier.
33 /// A 128-bit vector of [4 x float] containing the addend.
34 /// \returns A 128-bit vector of [4 x float] containing the result.
41 /// Computes a multiply-add of 128-bit vectors of [2 x double].
49 /// A 128-bit vector of [2 x double] containing the multiplicand.
[all …]
H A Demmintrin.h1 /*===---- emmintrin.h - SSE2 intrinsics ------------------------------------===
5 * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 *===-----------------------------------------------------------------------===
54 __target__("sse2,no-evex512"), __min_vector_width__(128)))
57 __target__("mmx,sse2,no-evex512"), __min_vector_width__(64)))
59 /// Adds lower double-precision values in both operands and returns the
61 /// are copied from the upper double-precision value of the first operand.
68 /// A 128-bit vector of [2 x double] containing one of the source operands.
70 /// A 128-bit vector of [2 x double] containing one of the source operands.
71 /// \returns A 128-bit vector of [2 x double] whose lower 64 bits contain the
[all …]
H A Dxmmintrin.h1 /*===---- xmmintrin.h - SSE intrinsics -------------------------------------===
5 * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 *===-----------------------------------------------------------------------===
36 __attribute__((__always_inline__, __nodebug__, __target__("sse,no-evex512"), \
40 __target__("mmx,sse,no-evex512"), __min_vector_width__(64)))
42 /// Adds the 32-bit float values in the low-order bits of the operands.
49 /// A 128-bit vector of [4 x float] containing one of the source operands.
52 /// A 128-bit vector of [4 x float] containing one of the source operands.
54 /// \returns A 128-bit vector of [4 x float] whose lower 32 bits contain the sum
64 /// Adds two 128-bit vectors of [4 x float], and returns the results of
[all …]
/freebsd/sys/contrib/device-tree/Bindings/iio/frequency/
H A Dadf4350.txt4 - compatible: Should be one of
7 - reg: SPI chip select numbert for the device
8 - spi-max-frequency: Max SPI frequency to use (< 20000000)
9 - clocks: From common clock binding. Clock is phandle to clock for
13 - gpios: GPIO Lock detect - If set with a valid phandle and GPIO number,
15 - adi,channel-spacing: Channel spacing in Hz (influences MODULUS).
16 - adi,power-up-frequency: If set in Hz the PLL tunes to
18 - adi,reference-div-factor: If set the driver skips dynamic calculation
20 - adi,reference-doubler-enable: Enables reference doubler.
21 - adi,reference-div2-enable: Enables reference divider.
[all …]
/freebsd/lib/libc/softfloat/bits32/
H A Dsoftfloat.c4 * This version hacked for use with gcc -msoft-float by bjh21.
12 * SOFTFLOAT_FOR_GCC - build only those functions necessary for GCC (with
13 * -msoft-float) to work. Include "softfloat-for-gcc.h" to get them
19 * is defined to be a 64-bit integer rather than a structure. The
27 This C source file is part of the SoftFloat IEC/IEEE Floating-Point
33 National Science Foundation under grant MIP-9311980. The original version
34 of this code was written as part of a project to build a fixed-point vector
55 #include "softfloat-for-gcc.h"
73 -------------------------------------------------------------------------------
74 Floating-point rounding mode and exception flags.
[all …]
/freebsd/contrib/arm-optimized-routines/math/aarch64/advsimd/
H A Dsincospi.c2 * Double-precision vector sincospi function.
5 * SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
11 /* Double-precision vector function allowing calculation of both sin and cos in
12 one function call, using separate argument reduction and shared low-order
14 Approximation for vector double-precision sincospi(x).
16 _ZGVnN2v_sincospi_sin(0x1.7a41deb4b21e1p+14) got 0x1.fd54d0b327cf1p-1
17 want 0x1.fd54d0b327cf4p-1
19 _ZGVnN2v_sincospi_cos(-0x1.11e3c7e284adep-5) got 0x1.fd2da484ff3ffp-1
20 want 0x1.fd2da484ff402p-1. */
40 V_SINCOSPI_INTERVAL (0, 0x1p-63, 10000)
[all …]
H A Dv_sincospi_common.h2 * Helper for Double-precision vector sincospi function.
5 * SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
16 .poly = { V2 (0x1.921fb54442d184p1), V2 (-0x1.4abbce625be53p2),
17 V2 (0x1.466bc6775ab16p1), V2 (-0x1.32d2cce62dc33p-1),
18 V2 (0x1.507834891188ep-4), V2 (-0x1.e30750a28c88ep-8),
19 V2 (0x1.e8f48308acda4p-12), V2 (-0x1.6fc0032b3c29fp-16),
20 V2 (0x1.af86ae521260bp-21), V2 (-0x1.012a9870eeb7dp-25) },
24 /* Double-precision vector function allowing calculation of both sin and cos in
25 one function call, using separate argument reduction and shared low-order
27 Approximation for vector double-precision sincospi(x).
[all …]
/freebsd/contrib/ntp/util/
H A Dprecision.c5 #define DEFAULT_SYS_PRECISION -99
16 printf("log2(resolution) = %d, log2(precision) = %d\n", in main()
29 * probably use the "unused" low order bits as a counter (to force time to be
36 * THEN this machine is "counting" with the low order bits
47 * chance of MINSTEP-1 other processes getting in and calling gettimeofday
60 #define MAXLOOPS HUSECS /* Assume precision < .1s ! */
75 for (i = - --minsteps; i< MAXLOOPS; i++) { in default_get_resolution()
77 diff = tp.tv_usec - last; in default_get_resolution()
79 if (diff > MINSTEP) if (minsteps-- <= 0) break; in default_get_resolution()
95 " (The resolution is less than the time to read the clock -- Assume 1us)\n"); in default_get_resolution()
[all …]
/freebsd/contrib/llvm-project/compiler-rt/lib/builtins/ppc/
H A Dfloatditf.c3 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 // This file implements the PowerPC long long -> long double conversion
15 doublebits low = {.d = twop52}; in __floatditf() local
16 low.x |= a & UINT64_C(0x00000000ffffffff); // 0x1.0p52 + low 32 bits of a. in __floatditf()
18 const double high_addend = (double)((int32_t)(a >> 32)) * twop32 - twop52; in __floatditf()
20 // At this point, we have two double precision numbers in __floatditf()
21 // high_addend and low.d, and we wish to return their sum in __floatditf()
29 result.s.hi = high_addend + low.d; in __floatditf()
30 result.s.lo = (high_addend - result.s.hi) + low.d; in __floatditf()
H A Dfloatunditf.c3 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6 // This file implements the PowerPC unsigned long long -> long double conversion
19 doublebits low = {.d = twop52}; in __floatunditf() local
22 low.x |= a & UINT64_C(0x00000000ffffffff); // 0x1.0p52 + low 32 bits of a in __floatunditf()
24 const double high_addend = high.d - twop84_plus_twop52; in __floatunditf()
26 // At this point, we have two double precision numbers in __floatunditf()
27 // high_addend and low.d, and we wish to return their sum in __floatunditf()
35 result.s.hi = high_addend + low.d; in __floatunditf()
36 result.s.lo = (high_addend - result.s.hi) + low.d; in __floatunditf()
/freebsd/share/man/man4/man4.i386/
H A DCPU_ELAN.41 .\" Copyright (c) 2003 Poul-Henning Kamp <phk@FreeBSD.org>
35 .Bl -item -compact
48 .Pa /dev/elan-mmcr
74 .Ql -
78 (lower-case ell) configures a
80 device (active low).
112 enables precision timestamping using the RFC2783 PPS-API via the
113 .Pa /dev/elan-mmcr
116 and the precision \(+- 125 nsec.
129 (active low)
[all …]
/freebsd/lib/libc/quad/
H A Dmuldi3.c1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
8 * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
60 * (2^n) (u1 v0 - u1 v1 + u0 v1 - u0 v0) +
66 * (2^n) (u1 - u0) (v0 - v1) + [(u1-u0)... = mid]
67 * (2^n + 1) (u0 v0) [u0v0 = low]
69 * The terms (u1 v1), (u1 - u0) (v0 - v1), and (u0 v0) can all be done
70 * in just half the precision of the original. (Note that either or both
71 * of (u1 - u0) or (v0 - v1) may be negative.)
85 * (2^n)(high) + (2^n)(mid) + (2^n + 1)(low)
[all …]
/freebsd/sys/libkern/arm/
H A Dmuldi3.c3 /*-
4 * SPDX-License-Identifier: BSD-3-Clause
10 * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
62 * (2^n) (u1 v0 - u1 v1 + u0 v1 - u0 v0) +
68 * (2^n) (u1 - u0) (v0 - v1) + [(u1-u0)... = mid]
69 * (2^n + 1) (u0 v0) [u0v0 = low]
71 * The terms (u1 v1), (u1 - u0) (v0 - v1), and (u0 v0) can all be done
72 * in just half the precision of the original. (Note that either or both
73 * of (u1 - u0) or (v0 - v1) may be negative.)
87 * (2^n)(high) + (2^n)(mid) + (2^n + 1)(low)
[all …]
/freebsd/lib/msun/src/
H A De_log2.c19 * log2(x) = (f - 0.5*f*f + k_log1p(f)) / ln2 + k
20 * in not-quite-routine extra precision.
32 ivln2lo = 1.67517131648865118353e-10; /* 0x3de705fc, 0x2eefa200 */
47 if (hx < 0x00100000) { /* x < 2**-1022 */ in log2()
49 return -two54/vzero; /* log(+-0)=-inf */ in log2()
50 if (hx<0) return (x-x)/zero; /* log(-#) = NaN */ in log2()
51 k -= 54; x *= two54; /* subnormal number, scale up x */ in log2()
57 k += (hx>>20)-1023; in log2()
63 f = x - 1.0; in log2()
68 * f-hfsq must (for args near 1) be evaluated in extra precision in log2()
[all …]
H A Ds_fmaf.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2005-2011 David Schultz <das@FreeBSD.ORG>
42 * Fused multiply-add: Compute x * y + z with a single rounding error.
44 * A double has more than twice as much precision than a float, so
45 * direct double-precision arithmetic suffices, except where double
57 /* Common case: The double precision result is fine. */ in fmaf()
60 result - xy == z || /* exact */ in fmaf()
61 fegetround() != FE_TONEAREST) /* not round-to-nearest */ in fmaf()
66 * we need to adjust the low-order bit in the direction of the error. in fmaf()
/freebsd/share/man/man4/
H A Dow_temp.41 .\"-
2 .\" SPDX-License-Identifier: BSD-2-Clause
31 .Nd Dallas Semiconductor 1-Wire Temperature sensor
37 module supports many of the 1-Wire temperature sensors.
47 .Bl -column "DS18S20" "Econo 1-Wire Digital Thermometer" -compact
48 .It DS1820 Ta 1-Wire Digital Thermometer
49 .It DS18S20 Ta High-Precision 1-Wire Digital Thermometer
50 .It DS18B20 Ta Programmable Resolution 1-Wire Digital Thermometer
51 .It DS1822 Ta Econo 1-Wire Digital Thermometer
52 .It DS1825 Ta Programmable Resolution 1-Wire Digital Thermometer with 4-bit ID
[all …]
/freebsd/sys/powerpc/fpu/
H A Dfpu_emu.h3 /*-
4 * SPDX-License-Identifier: BSD-3-Clause
10 * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
45 * machine-independent).
49 * - sign
50 * - unbiased exponent
51 * - mantissa (`1.' + 112-bit fraction + guard + round)
52 * - sticky bit
53 * Any implied `1' bit is inserted, giving a 113-bit mantissa that is
54 * always nonzero. Additional low-order `guard' and `round' bits are
[all …]

12345678910>>...14