Searched +full:jh7110 +full:- +full:sys +full:- +full:syscon (Results 1 – 8 of 8) sorted by relevance
/linux/Documentation/devicetree/bindings/soc/starfive/ |
H A D | starfive,jh7110-syscon.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/starfive/starfive,jh7110-syscon.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: StarFive JH7110 SoC system controller 10 - William Qiu <william.qiu@starfivetech.com> 13 The StarFive JH7110 SoC system controller provides register information such 19 - items: 20 - const: starfive,jh7110-sys-syscon 21 - const: syscon [all …]
|
/linux/Documentation/devicetree/bindings/phy/ |
H A D | starfive,jh7110-pcie-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/starfive,jh7110-pcie-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: StarFive JH7110 PCIe 2.0 PHY 10 - Minda Chen <minda.chen@starfivetech.com> 14 const: starfive,jh7110-pcie-phy 19 "#phy-cells": 22 starfive,sys-syscon: 23 $ref: /schemas/types.yaml#/definitions/phandle-array [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | starfive,jh7110-pll.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/clock/starfive,jh7110-pll.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: StarFive JH7110 PLL Clock Generator 10 These PLLs are high speed, low jitter frequency synthesizers in the JH7110. 12 registers in the sys syscon. So the PLLs node should be a child of 13 SYS-SYSCON node. 18 - Xingyu Wu <xingyu.wu@starfivetech.com> 22 const: starfive,jh7110-pll [all …]
|
/linux/drivers/phy/starfive/ |
H A D | phy-jh7110-usb.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * StarFive JH7110 USB 2.0 PHY driver 13 #include <linux/mfd/syscon.h> 40 /* Host mode enable the LS speed keep-alive signal */ in usb2_set_ls_keepalive() 41 val = readl(phy->regs + USB_LS_KEEPALIVE_OFF); in usb2_set_ls_keepalive() 47 writel(val, phy->regs + USB_LS_KEEPALIVE_OFF); in usb2_set_ls_keepalive() 61 return -EINVAL; in usb2_phy_set_mode() 64 if (mode != phy->mode) { in usb2_phy_set_mode() 65 dev_dbg(&_phy->dev, "Changing phy to %d\n", mode); in usb2_phy_set_mode() 66 phy->mode = mode; in usb2_phy_set_mode() [all …]
|
H A D | phy-jh7110-pcie.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * StarFive JH7110 PCIe 2.0 PHY driver 14 #include <linux/mfd/syscon.h> 49 if (!data->stg_syscon || !data->sys_syscon) { in phy_usb3_mode_set() 50 dev_err(&data->phy->dev, "doesn't support usb3 mode\n"); in phy_usb3_mode_set() 51 return -EINVAL; in phy_usb3_mode_set() 54 regmap_update_bits(data->stg_syscon, data->stg_pcie_mode, in phy_usb3_mode_set() 56 regmap_update_bits(data->stg_syscon, data->stg_pcie_usb, in phy_usb3_mode_set() 58 regmap_update_bits(data->stg_syscon, data->stg_pcie_usb, in phy_usb3_mode_set() 62 regmap_update_bits(data->sys_syscon, data->sys_phy_connect, in phy_usb3_mode_set() [all …]
|
H A D | phy-jh7110-dphy-tx.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * DPHY TX driver for the StarFive JH7110 SoC 14 #include <linux/mfd/syscon.h> 19 #include <linux/phy/phy-mipi-dphy.h> 218 dphy->topsys + STF_DPHY_APBIFSAIF_SYSCFG(100)); in stf_dphy_hw_reset() 221 rc = readl_poll_timeout_atomic(dphy->topsys + in stf_dphy_hw_reset() 227 dev_err(dphy->dev, "MIPI dphy-tx # PLL Locked\n"); in stf_dphy_hw_reset() 234 const struct stf_dphy_info *info = dphy->info; in stf_dphy_configure() 237 u32 bitrate = opts->mipi_dphy.hs_clk_rate; in stf_dphy_configure() 242 bitrate += alignment - (bitrate % alignment); in stf_dphy_configure() [all …]
|
/linux/arch/riscv/boot/dts/starfive/ |
H A D | jh7110.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 8 #include <dt-bindings/clock/starfive,jh7110-crg.h> 9 #include <dt-bindings/power/starfive,jh7110-pmu.h> 10 #include <dt-bindings/reset/starfive,jh7110-crg.h> 11 #include <dt-bindings/thermal/thermal.h> 14 compatible = "starfive,jh7110"; 15 #address-cells = <2>; 16 #size-cells = <2>; 19 #address-cells = <1>; [all …]
|
/linux/ |
H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|